# Silicon Limit Electrical Characteristics of Power Devices and ICs 

Akio Nakagawa, Yusuke Kawaguchi and Kazutoshi Nakamura<br>Toshiba Corporation, Semiconductor Company<br>580-1, Horikawa-Cho, Saiwai-Ku, Kawasaki, 212-8520, Japan;<br>E-mail:akio.nakagawa@toshiba.co.jp


#### Abstract

The present paper predicts the silicon limit characteristics of IGBTs, and proposes a novel device structure to achieve the limit. Power MOSFETs have been greatly improved for DC-DC converter applications. It is shown that achieving higher efficiency in the converters necessitates the integration of power MOSFETs and the peripheral circuits in a single package. The authors propose an ideal gate drive to realize the ultimate high speed switching of power MOSFETs. Monolithic Integration of power devices and the gate drive circuit is considered to be an ideal solution. The authors report the development of 12 V 10 A 1chip DC-DC converters. The authors also propose a new FOM for switching speed comparison of various power devices.


Keyword: IGBT, Silicon Limit, MOSFET, MCM, Low impedance gate drive, DC-DC Converter

## I. EVOLUTION OF POWER DEVICES

Power devices have evolved so rapidly that 3.3 kV IGBTs have displaced 4.5 kV GTOs, which were developed in the late 80's for traction control of bullet trains. Figure 1 and 2 compare application fields of power devices in 1997 and 2005, respectively[1]. The distinguished difference between the two figures is that most of the applications of GTO and BTr have been replaced by those of IGBT and the module.

MOS gate devices are predominantly used in most of the application fields, including LDMOS in power ICs, MOSFETs for low voltage and medium voltage applications and IGBTs for high power applications.

Super junction MOSFETs were developed and reported in 1998[2]. They broke through the so-called silicon unipolar device limit in the voltage range from 200 V to 900 V and significantly enhanced the potential of silicon devices.

Another recent remarkable advancements are seen in high speed trench power MOSFETs and power IC technologies. Switching speed of trench MOSFETs has been greatly improved since 1999 in order to meet the requirement of high efficiency and high di/dt of Voltage Regulator Modules for CPUs. The details are described in Section III. Power IC technologies are classified into two categories. One is high voltage SOI power ICs[3,4] for monolithic DC motor control and PDP flat panel display drive. The other is low voltage power ICs for motor control and power supplies[5]. We developed the world first 500 V one chip inverter ICs for DC motor control in 1994[4]. In the present paper, We demonstrate 10A operation of 1 chip DC-DC converters in Section IV.

Recently, it has been often pointed out that silicon devices face the material limit. It is important to make
clear the limit characteristics of silicon devices and the future potential to be exploited. The authors also propose new FOM[6] in order to compare the potential of various power devices.


Fig. 1 Application fields of power devices in 1997.


Fig. 2 Application fields of power devices in 2005.

## II. IGBTs

## A. Brief History of IGBT

The concept of IGBTs was first described in the patent by Becke et al[7]. The first challenge for IGBT was reported by Baliga et al. in 1982[8]. Since then, numerous papers were published to improve the device characteristics such as first switching speed[9,10] and large current capability[11].

In the early development stages, IGBTs suffered from the latch-up of the parasitic thyristors and the poor current capability. First real IGBTs, or Non-latch-up IGBTs, completely suppressing the parasitic thyristor action, were developed by the authors' group in 1984[11,12]. It was revealed that the non-latch-up IGBTs exhibited an extraordinarily large safe operating area so that they achieved so-called short-circuit-withstanding capability, for the first time[11], in the IGBT history.

The electrical characteristics of IGBTs have been greatly improved since the advent of the first IGBT products from Toshiba in 1985. However, the theoretical limit of IGBTs has not been discussed yet. In the present paper, the authors present the theory for the silicon limit of IGBT[13].

## B. Theory for Silicon Limit of IGBTs

This section proposes a theory of the lowest forward voltage drop in IGBTs and also proposes a new trench gate IGBT, realizing the theoretical limit[13].

The adopted assumption is asymmetrical conduction: "all of the current flows by electrons." Holes contribute only to the conductivity modulation. From the assumption of no hole current flow, the following three equations are valid under the high injection condition:
$J_{p}=-q D_{p} \frac{\partial p}{\partial x}+q \mu_{p} p E=0 \quad----$-Eq.(1),
$J_{n}=J=2 \times q D_{n} \frac{\partial n}{\partial x} \quad---$-Eq.(2)
$E=\frac{k T}{q} \frac{1}{n} \frac{\partial n}{\partial x}$
The above three equations are satisfied by the carrier density distribution which is approximately a linearly decreasing function from cathode to anode as shown in Fig.3. The electron density, $n$, is assumed to be equal to the hole density, $p$. The final current density - voltage relation of Eq.(9) can be derived by integrating Eq.(2) with the boundary values $n_{0}$ and $n_{W}$, defined in Fig.3, together with Eqs.(5-8). The electron diffusion coefficient, $D_{n}$, is approximated by

$$
\begin{equation*}
D_{n}=\frac{a}{n+b} \tag{4}
\end{equation*}
$$

where $a$ and $b$ are constants ( $\mathrm{a}=3.7 \mathrm{e} 18, \mathrm{~b}=9.39 \mathrm{e} 16$ ). The total current, $J$, is equal to the electron diffusion current flowing into the p -emitter and is given by
$J=q D_{p e} n_{0}{ }^{2} / Q$,
-------Eq.(5)
where $Q$ and $D_{p e}$ denote the total dose of the p-emitter and the electron diffusion coefficient in the p-emitter.

The forward voltage, $V_{F}$, is given by the summation of the voltage drop in the n-base, $V_{i}$, and the diffusion voltage for the carriers in the n-base, $V_{\text {diff }}$.
$\begin{array}{ll}V_{F}=V_{i}+V_{\text {diff }} & ----- \text {-Eq.(6) } \\ V_{i}=(k T / q) \ln \left(n_{w} / n_{0}\right) . & ----- \text {-Eq.(7) }\end{array}$
$V_{\text {diff }}=(k T / q) \ln \left(n_{0} n_{w} / n_{i}^{2}\right) . \quad$-------Eq.(8)
The final current voltage relation is given by Eq.(9).

$$
\begin{aligned}
V_{F}= & \frac{2 k T}{q} \ln \left[\frac{1}{n_{i}}\left\{\left(\sqrt{\frac{Q J}{q D_{p e}}}+b\right) \exp \left(\frac{J W_{i}}{2 q a}\right)-b\right\}\right] \\
& +R_{c h} J . \quad \cdots . . . . . . \quad \text { Eq.(9) }
\end{aligned}
$$

In the equation, $W_{i}$ and $R_{c h}$ denote the n-base width and the channel resistance, respectively.


Fig. 3 Linearly graded carrier distribution in N -base


Fig.4(a) Eq.(9) is plotted and compared with conventional 600 V IGBTs. The TCAD simulation result of the proposed structure Fig.4(b) exactly coincides with the Eq.(9).
Fig.4(b) Proposed IGBTs with narrow mesa structure. The silicon mesa width, d, is 40 nm and the trench depth is $2 \mu \mathrm{~m}$.

Fig.4(a) compares Eq.(9) and the current-voltage curve of conventional 600 V IGBT. Equation (9) predicts that one order of magnitude improvement in the current-voltage relation is possible, compared with those of conventional IGBTs.

In order to realize the silicon limit characteristics, the author proposes a new IGBT structure[13], as shown in Fig.4(b). If the trench to trench distance (mesa width) is as narrow as the thickness of the inversion layer, the two inversion channel layers on the both trench side walls merge with each other and the whole mesa region
becomes an inversion layer. For example, if the mesa width is less than 40 nm , the induced electron density is greater than $5 \times 10^{17} \mathrm{~cm}^{-3}$. The inversion layer effectively blocks the hole current flow in the mesa, realizing the situation that most of the current flows by electrons. The calculated current voltage curve of the proposed narrow mesa IGBT exactly agrees with the current voltage relation of Eq.(9), as shown in Fig.4(a).

## C. Practical IGBT Limit

The current-voltage curve significantly depends on the mesa width as seen in Fig.5. Practically speaking, the forward voltage is substantially low if the mesa width is below $0.5 \mu \mathrm{~m}$. In this section, we propose "practical silicon limit" of IGBTs, using an assumption: flat carrier profile in the n-base. The current flows in the n-base only by drift under the assumption, and the electron density, $n$, is assumed to be equal to the hole density. The total current is given by
$J=J_{n}+J_{p}=q\left(\mu_{n}+\mu_{p}\right) n E$.


Fig. 5 Calculated V-I curves of 600V IGBT by TCAD are shown with mesa width as a parameter. Eqs.(9) and (15) are also plotted and compared with calculated results.

The current-voltage relation, Eq.(15), for the practical limit can be derived using Eqs.(10-14).
$E=\frac{V_{i}}{W_{i}}$,
$V_{\text {diff }}=\frac{2 k T}{q} \ln \left(\frac{n}{n_{i}}\right)$
$V_{F}=V_{d i f f}+V_{i}$,
$J_{n}=q D_{p e} \frac{n^{2}}{Q}$

$$
\begin{align*}
& V_{F}=\frac{k T}{q} \ln \frac{\mu_{n} Q J}{q D_{p e} n_{i}^{2}\left(\mu_{n}+\mu_{p}\right)}+W_{i} \sqrt{\frac{D_{p e} J}{q \mu_{n}\left(\mu_{n}+\mu_{p}\right) Q}}  \tag{14}\\
&+\frac{\mu_{n} R_{c h}}{\mu_{n}+\mu_{p}} J
\end{align*}
$$

In the above equations, $V_{i} V_{\text {diff }} W_{i}, Q, R_{c h}$ and $D_{p e}$ are defined in the same way as before.

In Fig.5, Eq.(15) is also plotted, assuming $R_{c h}=0$ and $Q_{p e}=10^{13} \mathrm{~cm}^{-3}$ for 600 V IGBTs. The practical limit current-voltage curve, Eq.(15), agrees with the current-voltage curve of IGBT with $0.2 \mu \mathrm{~m}$ mesa. It should be noted that the practical limit can be achieved by IGBTs with moderately narrow mesa and its on-resistance is still very close to the ideal limit as shown in Fig.6.


Fig. 6 The proposed silicon IGBT limit is compared with other state of the art devices. Theoretically predicted "practical IGBT limit" is shown together. Practical limit is very close to the ideal limit. IGBT theoretical limit even exceed so-called SiC limit for over 2 kV region. The figure also shows the reported on-resistances of Super-Junction MOSFETs and new material devices.


Fig. 7 I-V curves are shown with device cell pitch ( $\mathrm{W}_{\text {pitch }}$ ) as a parameter under the condition that flat carrier profile is maintained. Forward voltage is large for IGBT with $\mathrm{W}_{\text {pitch }}$ of $7 \mu \mathrm{~m}$ because the channel resistance is large in spite of a narrow mesa of $0.5 \mu \mathrm{~m}$.

## D. Improving IGBT Characteristics

Figure 6 compares the on-resistance of the theoretical IGBT limit with state of the art devices. Silicon limit IGBT will realize a low on-resistance, which is even below the SiC limit for over 2.0 kV range.
Higher operating current density is often demanded for an application of hybrid electric vehicles. Chip shrink or an operating current density exceeding $500 \mathrm{~A} / \mathrm{cm}^{2}$ will be realized in IGBTs, if the issue of short-circuit-withstanding capability is properly handled. Figure 7 shows how the current-voltage relation changes as the cell pitch increases under the condition that a flat
carrier density distribution is maintained in the n-base by keeping the mesa width as narrow as between $0.2 \mu \mathrm{~m}$ and $0.5 \mu \mathrm{~m}$. As the cell pitch increases, the total channel width decreases and, hence, the saturation current values generally decreases. However, the forward voltage increases inevitably for a higher current density region such as $500 \mathrm{~A} / \mathrm{cm}^{2}$.

## III. POWER MOSFET

## A. Recent Advancement in MOSFET



Fig. 8 Toshiba's roadmap for high speed MOSFETs
Since 1999, switching speed of power MOSFETs has been greatly improved for the application of VRM (Voltage Regulator Module) for CPUs. The FOM, $\mathrm{R}_{\mathrm{on}} \mathrm{Q}_{\mathrm{gd}}$, is conventionally adopted for high speed MOSFETs as a design guide.

Figure 8 shows the Toshiba's roadmap of 30 V power MOSFET. $\mathrm{R}_{\mathrm{on}} \mathrm{Q}_{\mathrm{gd}}$ was improved from $120 \mathrm{~m} \Omega \mathrm{nC}$ in 1999 to $30 \mathrm{~m} \Omega \mathrm{nC}$ in 2005 . The buck converter efficiency was improved from 85.5\% in 2000 to $90 \%$ in 2004.

## B. Optimization of Power Stage in DC-DC Converter

If one try to pursue higher efficiency of synchronous buck converters, it is recognized that the following three items are equally important in addition to the improvement of MOSFETs: (1)optimization in parasitic inductances of the power stage circuits, (2) prevention of self-turn-on of the low-side MOSFET, and (3) dead-time optimization.

Figure 9 shows the influence of each parasitic inductance on buck converter efficiency[15]. Each parasitic inductance is defined in the circuit in Fig. 9. The most influential one is the high side MOSFET source inductance, $\mathrm{L}_{\mathrm{HS}}$. If the MOSFET is turned-on, the rapid drain current increase rate, $\mathrm{dI}_{\mathrm{D}} / \mathrm{dt}$, induces the voltage drop in the parasitic inductance $\mathrm{L}_{\mathrm{HS}}$. The induced voltage drop reduces the actually applied gate-source voltage, resulting in the delayed turn-on. In order to realize the first switching-on, the parasitic source inductance should be minimized.

The other parasitic inductances increase the voltage spike in the switching transients of high side MOSFET and increase the power loss. The parasitic inductances include the ones inside the package and the ones in the PCB board.
In order to reduce the parasitic inductances and resistances, multi-chip module (MCM) was developed.

Figure 10 shows MCM, called DrMOS, proposed by Intel. Three chips of high-side and low-side MOSFETs and the driver circuit are mounted in a QFN56 package, thus minimizing the parasitic impedances. DrMOS improves the converter efficiency by $2 \%$ compared with the discrete MOSFET solution as shown in Fig.11.


Fig. 9 The left figure shows analyzed circuit of buck converter. The right figure shows influence of parasitic inductances on converter efficiency


Fig. 10 MCM (DrMOS) integrates high-side and low-side MOSFETs and the driver circuit in a QFN56 package.


Fig. 11 Comparison of converter efficiency between MCM and discrete MOSFET solution (Input volt:12V, Output volt:1.3V, Switching Freq:1MHz)


Figure 12 Dependence of power loss on total parasitic inductance, $\mathrm{L}_{\mathrm{S}}\left(=\mathrm{L}_{\mathrm{HS}}+\mathrm{L}_{\mathrm{HD}}+\mathrm{L}_{\mathrm{LS}}+\mathrm{L}_{\mathrm{LD}}\right)$, in the power stage circuit is shown with gate circuit impedance as a parameter. The gate circuit impedance, $\mathrm{R}_{\mathrm{g}}+\mathrm{R}_{\text {driver }}$, includes the circuit impedance and the gate resistance of the chip. The total power loss does not decrease monotonically as the parasitic inductance decrease.


Figure 13 Dependence of high side MOSFET turn-on and turn-off loss on total parasitic inductance, $\mathrm{L}_{\mathrm{S}}$, (= $\mathrm{L}_{\mathrm{HS}}+\mathrm{L}_{\mathrm{HD}}+\mathrm{L}_{\mathrm{LS}}+\mathrm{L}_{\mathrm{LD}}$.) High side MOSFET turn-on loss increase rapidly as the parasitic inductance (Ls) decreases. The turn-off loss decreases as Ls decrease.

In the following, the optimum parasitic inductance values are further examined by using the sub-circuit model developed and optimized for the power MOSFETs. Fig. 12 shows the dependence of power loss on the total parasitic inductance, $\mathrm{L}_{\mathrm{S}}$ ( $=\mathrm{L}_{\mathrm{HS}}+\mathrm{L}_{\mathrm{HD}}+\mathrm{L}_{\mathrm{LS}}+\mathrm{L}_{\mathrm{LD}}$.) The parameter in the figure is the total resistance value of the gate driver circuit. The total resistance includes the gate circuit impedance and the gate resistance of the MOSFET chip. It is found that there is an optimum inductance value that minimizes the total power loss. This is because the turn-on loss of the high side MOSFET increases rapidly as the parasitic inductance value is excessively decreased, as shown in Fig. 13. When the total resistance value of the gate driver circuit reduces from $3.66 \Omega$ to $0.4 \Omega$, both the optimum inductance value and the total power loss decrease simultaneously as shown in Fig. 12.

(a) Waveforms for $\mathrm{Ls}=0.1 \mathrm{nH}$


Figure 14 Calculated waveforms of High side MOSFET during turn-on and turn-off period are shown for the two cases of (a) $\mathrm{Ls}=0.1 \mathrm{nH}$ and (b) $\mathrm{Ls}=2.0 \mathrm{nH}$ in the condition of total gate circuit resistance $=0.4 \Omega$. In the case of $\mathrm{L}=0.1 \mathrm{nH}$, a large power loss occurs during turn-on period. In the case of $\mathrm{L}=2.0$ nH , high side MOSFET drain-source voltage rapidly decreases because a voltage of L di/dt is applied to the parasitic inductance, and high side MOSFET turn-on loss is reduced.


Fig. 15 TCAD results of MOSFET Turn-off with ideal gate drive circuit. The turn-off time is 2 ns .

Figure 14 (a) and (b) show the turn-on and turn off waveforms of the MOSFET for the two cases of the total inductance value, Ls, 0.1 nH and 2 nH , respectively. In the case of $L s=0.1 \mathrm{nH}$, a large power loss occurs in the high side MOSFET during the period of the high side MOSFET turn-on, because a large reverse recovery current of the body diode of the low side MOSFET flows in a short time period. A large voltage drop occurs across the high side MOSFET, because the parasitic inductance is too small to restrict the di/dt. In the case of $\mathrm{L}=2.0 \mathrm{nH}$, a large di/dt is prevented by the parasitic inductance of 2 nH and the turn-on loss of high side MOSFET is reduced.

It should be noted that the total parasitic inductance in the main current path for the developed MCM module is chosen to be the optimum value.

## C. Future Technology for Multi-Chip-Module[1]

In the conventional gate drive circuit, switching speed is determined by $\mathrm{Q}_{\mathrm{gd}} / \mathrm{I}_{\mathrm{g}}$. The total power loss is expressed as follows:

$$
\begin{aligned}
P_{\text {loss }}= & R_{o n} I_{D}+I_{D} V_{D} \frac{Q_{g d}}{I_{g}} f+\frac{1}{3} Q_{d s} V_{D} f \\
& +Q_{G} V_{G} f, \quad \ldots . . \quad \text { Eq.(16) }
\end{aligned}
$$

where the 1st, 2nd, 3rd and the 4th terms show the on-state loss, the switching loss, the main junction capacitance loss and the gate charge loss, respectively. The main junction capacitance loss is assumed as $\mathrm{Q}_{\mathrm{ds}} \mathrm{V}_{\mathrm{D}} / 3$, where $\mathrm{Q}_{\mathrm{ds}}$ denotes the output charge, $\mathrm{Q}_{\text {oss. }}$. The coefficient is $1 / 3$, not $1 / 2$. The reason is described in Appendix.

If the power loss is determined by the first two terms in Eq.(16), the product of $\mathrm{R}_{\text {on }}$ and $\mathrm{Q}_{\mathrm{gd}}$ can be used reasonably as a figure of merit (FOM) for MOSFETs.

If the gate drive circuit impedance is assumed to be very low and if the value of $\mathrm{Q}_{\mathrm{gd}} / \mathrm{I}_{\mathrm{G}}$ is negligibly small, the 2nd term in Eq.(16) disappears. The switching loss is determined only by the main junction capacitance loss as shown in Eq.(17).
$P_{\text {loss }}=R_{o n} I_{D}+\frac{1}{3} Q_{d s} V_{D} f+Q_{G} V_{G} f$
$\geq 2 \sqrt{R_{o n} Q_{d s} \frac{1}{3} I_{D}{ }^{2} V_{A} f}+Q_{G} V_{G} f$
In the above inequality equation, the equality holds if the first and the second terms are equal to each other. Then, the power loss depends on $\mathrm{R}_{\text {on }} \mathrm{Q}_{\mathrm{ds}}$. Again, if the third term is assumed to be small compared with the first two terms, $\mathrm{R}_{\mathrm{on}} \mathrm{Q}_{\mathrm{d}}$ is regarded reasonably as a new FOM[6], which is discussed in detail in the next Section.


Fig. 16 Dependence of converter efficiency on total gate circuit resistance, $\mathrm{R}_{\mathrm{G}}$. The line "Si limit" shows the efficiency obtained with silicon limit MOSFET of $5 \mathrm{~m} \Omega \mathrm{~mm}^{2}$ Ron, as described in the text.

In Fig. 15, it is confirmed by TCAD that 30 V MOSFETs can be switched-off in 2nsec if a very low impedance ( $1 \mathrm{~m} \Omega$ ) gate drive is used and a sufficiently large gate current is supplied. There is no plateau in the gate voltage waveform, originating from $\mathrm{Q}_{\mathrm{gd}} / \mathrm{I}_{\mathrm{G}}[16]$.

It should be noted that the switching-off loss, $\mathrm{Q}_{\mathrm{ds}} \mathrm{V}_{\mathrm{D}} / 3$, does not depend on the magnitude of the drain
current. This is the distinguished difference from the conventional switching, whose switching loss depends on the $\mathrm{Q}_{\mathrm{gd}}$ value and the drain current.

Figure 16 compares the efficiency of DC-DC converters for the gate drive conditions of conventional gate drive circuit and the low impedance ( $0.4 \Omega$ ) gate drive circuit. For the low impedance gate drive condition, it is predicted that the efficiency will improve and achieve more than $90 \%$ at 30 A output current even if the same MOSFETs are used. These results imply that the efficiency in DC-DC converters is still expected to be improved in future. It is also predicted that more than $95 \%$ conversion efficiency is expected even for 30A output current, as seen in Fig.16, if we can develop ultimate MOSFETs with the silicon limit specific on-resistance of $5 \mathrm{~m} \Omega \mathrm{~mm}^{2}$ with retaining low Qgd value of $0.67 \mathrm{nCmm}^{-2}$.


Fig. $17 \mathrm{R}_{\text {on }} \mathrm{Q}_{\text {str }}$ as function of breakdown voltage

## D. New FOM $[1,6]$

In this section, we introduce a new figure of merit, NFOM, based on Equation(17).
$\mathrm{NFOM}=R_{o n} Q_{s t r}=T_{s w} V_{F}, \quad------$-Eq.(18)
where switching time, $T_{s w}$, and forward voltage, $V_{F}$, are expressed as follows:
$T_{s w}=\frac{Q_{s t r}}{I_{D}}, V_{F}=R_{o n} I_{D}$
$Q_{s t r}$ denotes the stored carrier quantity between the drain and the source terminals. For MOSFETs, $Q_{\text {str }}$ is equivalent to $Q_{d s}$ ( $=Q_{o s s}$ ).

In the following, NFOM is compared with Baliga's FOM. $Q_{s t r}$ and $R_{o n}$ are represented by the following equations for ideal MOSFETs:

| $Q_{s t r}=\varepsilon \mathrm{E}_{\mathrm{C}}$ | ------Eq.(20) |
| :--- | :--- |
| $R_{\text {on }}=4 \mathrm{~V}_{\mathrm{BD}}{ }^{2} / \varepsilon \mu \mathrm{E}_{\mathrm{C}}{ }^{3}$ | ---- -Eq.(21) |

Then, the NFOM is expressed as follows for the case of the ideal silicon MOSFETs.
$\mathrm{NFOM}=4 \mathrm{~V}_{\mathrm{BD}}{ }^{2} / \mu \mathrm{Ec}^{2}=4 \mathrm{~V}_{\mathrm{BD}}{ }^{2} / \mathrm{BHFOM}$---Eq.(22)

The NFOM value is closely related to the BHFOM only if the ideal MOSFET is assumed. Equation (20) assumes that the applied voltage is the same as the breakdown voltage.

NFOM can be defined for various devices, including bipolar devices. It should be noted that $Q_{s t r}$ depends on the operating conditions just like $Q_{g d}$.

Figure 17 compares NFOM among various devices. NFOM of IGBTs depends on the design of the devices. The squares show the NFOM of the IGBTs proposed in Section IIB. The circles show high speed IGBTs, having flat carrier density distribution. Super-junction MOSFETs indicated by circles show the ideal simulation results. SiC MOSFETs are plotted, using the reported on-resistance values. NFOM value of GaN FETs is calculated by multiplying the reported on-resistance and two-dimensional electron gas density of $1 \times 10^{13} \mathrm{~cm}^{-2}$.

For less than 100 V range, conventional silicon MOSFETs are superior, and the values of their NFOM are lower than those of the new material devices.

## IV 12V 10A SINGLE CHIP DC-DC CONVERTER

Figure 18 shows the technology advancement in power ICs. The design rule of power ICs keeps scaling down, following the CMOS learning curve. The reason is shown in Fig.19, where DMOS specific on-resistance is shown as a function of the design rule. Lateral DMOS are frequently used as output power devices in power ICs. The specific on-resistance simply decreases as the design rule becomes small, and thus, chip shrink is possible. This is the main force why we migrate toward finer design.


Fig. 18 Technology advancement in power ICs


Fig. 19 Lateral DMOS on-resistance vs. design rule.


Fig. 20 Cross-sectional view of 25V output power devices.

A good method to realize a low impedance gate drive circuit is to integrate the driver circuits with the power MOSFETs. This can be easily realized using lateral DMOSFET (LDMOS) and BCD power IC technology. In this chapter, we show the development of 10A 1 chip DC-DC converters and their high speed switching capability.

## A. Device Structure

Figure 20 shows a cross-sectional view of 20 V output LDMOS devices based on $0.6 \mu \mathrm{~m}$ BiCD process. The buried $\mathrm{N}^{+}$layer is electrically connected to the source electrode to reduce the coupling between the drain and the substrate. Three metal layers with a $3 \mu \mathrm{~m}$ thick top metal layer are utilized.

For the optimized Nch LDMOS, the typical breakdown voltage, the threshold voltage and the specific on-resistance are $25.0 \mathrm{~V}, 0.85 \mathrm{~V}$ and $23.1 \mathrm{~m} \Omega \mathrm{~mm}^{2}$, respectively.


Fig. 21 Assembled image of chip on PCB. The drain and the source bumps are electrically connected by thick Cu metal wires in the PCB

## B. Bump Technology

It is generally true that the specific on-resistance of lateral DMOS deteriorates considerably with increase in the device size due to the increased interconnection resistance. In order to reduce the interconnection resistance, we adopted the bump technology.

Figure 21 shows the simplified images for the layout pattern of the top metal of the chip and the Cu pattern on a printed circuit board (PCB). The chip is attached to the PCB board through bump balls.

The thick Cu metal layers in the PCB can be used as interconnection wires and electrically connect the drain
and source bumps. This method significantly reduces the interconnection resistances of lateral MOSFETs.

## C. Distributed Gate Driver Layout

When the area of LDMOS is large, the gate current becomes increasingly large. The whole LDMOS device doesn't uniformly turn-on or -off because the gate drive delay may occur within the large LDMOS device due to the resistances and the parasitic capacitances of the interconnection metal layers. Especially in the turn-off period, the gate delay may cause significant non-uniform switching. We propose "distributed gate driver circuit layout" to overcome the problem[17]

Figure 22 compares the distributed gate driver circuit layout and the conventional concentrated gate driver circuit layout. In the concentrated gate driver circuit layout (a), large gate current causes non-uniform gate voltage distribution. In the distributed driver circuit layout (b), a number of gate drivers are formed in the local regions nearest to the segmented LDMOS devices. The length between the each driver and the each segmented LDMOS is made as short as possible. The current magnitude in the signal bus line electrically connecting the pre-driver and the local gate drivers is small, and does not cause the gate signal delay.

Figure 22(a) and (b) compares the simulated transient characteristics of the drain currents for the nearest segment LDMOS and the farthest segment LDMOS. The simulation condition is 12 V of the applied voltage and $1.2 \Omega$ of the load resistance. The whole LDMOS devices can be uniformly turned-on and -off for the distributed driver case. The LDMOS turn-off loss with distributed driver circuit can be reduced to $54 \%$ of the LDMOS with concentrated driver circuit.

## D. Experimental Results

Figure 23 shows the micrograph of the fabricated chip based on the $0.6 \mu \mathrm{~m}$ BiCD process. The chip size is $20.3 \mathrm{~mm}^{2}$. A number of local gate driver circuits for segmented LDMOS are placed between N -ch and P-ch LDMOS.

Figure 24 shows the measured output characteristics of a large area Nch LDMOS (the effective area $3.6 \mathrm{~mm}^{2}$ ). The on resistance is $9.7 \mathrm{~m} \Omega$ (@drain current=5A, gate voltage=5V).

Figure 25 shows the switching characteristics of the fabricated chip at the condition of an inductance of $2 \mu \mathrm{H}$. Vi (HighSide), $\mathrm{Vi}($ LowSide $)$ and $\mathrm{V}(\mathrm{sw})$ indicate the input gate signals for P-ch LDMOS and N-ch LDMOS and the drain terminal voltage of the P-ch and the N-ch LDMOS devices, respectively. The rise time of $\mathrm{V}(\mathrm{sw})$ is 3ns. The fabricated device in the one-chip DC-DC converter exhibited high speed and high current switching capability of 10A.

Figure 26 shows the measured efficiency vs. output current when the input voltage and the output voltage is 12 V and 1.3 V , respectively, and the switching frequency
is 780 kHz . The measured maximum efficiency is $89 \%$ at 5 A of current.

(a) Concentrated gate driver circuit layout

(b) Distributed gate driver circuit layout

Fig. 22 Comparison of distributed gate driver circuit and concentrated gate driver circuit. The right hand side figures show the simulated transient waveforms of the drain currents of the nearest and farthest segmented LDMOS's.


Fig. 23 Micrograph of fabricated chip based on $0.6 \mu \mathrm{~m}$ process. The chip size is $20.3 \mathrm{~mm}^{2}$


Fig. 24 Output characteristics of a large area device with bump technology(the effective area $3.6 \mathrm{~mm}^{2}$ ).


Fig. 25 The switching characteristics of the fabricated chip at the condition of an inductance 2 uH . The rise time of switching node is $3 n s$.


Fig. 26 Measured efficiency vs. output current with switching frequency as parameter. (@input voltage=12V, output voltage $=1.3 \mathrm{~V}$ )

## APPENDIX for SECTION IIIC

The stored energy in the main junction, $\mathrm{P}_{\text {str }}$, in the turn-off transient can be calculated, assuming step junction approximation and inductive load, where the drain current, $\mathrm{I}_{\mathrm{D}}$, keeps in the same value within the turn-off transient. Using the voltage, V , as a function of depletion layer width, d , the final result is easily derived in the following.
$V=\frac{q N_{D}}{2 \varepsilon} d^{2}, \quad I_{D} \delta t=q N_{D} \delta d, V=\frac{I_{D}^{2}}{2 \varepsilon q N_{D}} t^{2}, \quad V_{D}=\frac{I_{D}^{2}}{2 \varepsilon q N_{D}} t_{s}^{2}$, ,where $\mathrm{t}_{\mathrm{s}}$ denotes the switching time.

$$
Q_{d s}=I_{D} t_{s}=\left(2 \varepsilon q N_{D} V_{D}\right)^{\frac{1}{2}} P_{l o s s}=\int_{0}^{t_{s}} V I_{D} d t=\frac{I_{D}^{3}}{6 \varepsilon q N_{D}} t_{s}^{3}=\frac{1}{3} Q_{d s} V_{D}
$$

## ACKNOWLEDGEMENT

The authors thank Yoshihiro Yamaguchi, Toshiyuki Naka, Norio Yasuhara, Kenichi Matsushita, Tomohiro Kawano and Hiroshi Takei for contributing to the present work, and thank Masakazu Yamaguchi and Kouhei Morizuka for providing the opportunity for the present work.

## REFERENCES

[1] A. Nakagawa, Proc. of MIEL 2006, pp.167-174
[2] G. Deboy et. al. : IEDM Tech. Digest, p. 683, 1998
[3] A.Nakagawa et. al., Proc. of ISPSD, p.16(1991)
[4] A.Nakagawa et. al., Proc. of ISPSD, p.321(1999)
[5] T. Efland, Proc. of ISPSD, p. 2 (2003)
[6] A. Nakagawa et. al., IEEJ Journal,Vol.125, p.758(2005)
[7] H.W.Becke et. al., USP 4364073(1982)
[8] B.Baliga et. al., IEEE IEDM Tech. Digest, p.264(1982)
[9] J.P.Russel et al., IEEE EDL, p.63(1983)
A.M.Goodman et. al., IEEE IEDM Tech. Digest, p.79(1983)
[10] M.F. Chang et. al., IEEE IEDM Tech. Digest,p. 83(1983)
[11] A.Nakagawa et. al., IEEE IEDM Tech. Digest, p.860(1984)
[12] A.Nakagawa et. al., IEEE IEDM Tech. Digest, p.150(1985)
[13] A. Nakagawa, Proc. of ISPSD’06, p. 5 (2006)
[14] M.Naito et al., IEEE Trans. ED-28, p.231(1981)
[15] Y. Kawaguchi et. al. : Proc. of ISPSD 2005, p. 371
[16] M.Tsukuda et. al., Proc. of IPEC 2005, p. 118
[17] K.Nakamura et al., Proc. of ISPSD’07, p.45(2007)
[18] Y.Kawaguchi et al, 2006 PESC Record, p. 853
[19] A. Nakagawa, Proc. of VLSI-TSA, p.103(2008)

