

High density MOSBD (UMOS with built-in Trench Schottky Barrier Diode) for Synchronous Buck Converters

Syotaro Ono, Yoshihiro Yamaguchi, Noboru Matsuda, Akio Takano, Miwako Akiyama,
Yusuke Kawaguchi, and Akio Nakagawa

Toshiba Corporation Semiconductor Company
1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki, 212-8583, Japan
Phone: +81-44-549-2603, facsimile: +81-44-549-2883, E-mail: syotaro.ono@toshiba.co.jp

Abstract- We proposed a new MOSBD, which integrates MOSFET and Schottky Barrier Diode (SBD) in a single chip. The features of the device are that the SBD are fabricated on fine mesa of less than $0.2\mu\text{m}$, surrounded by trenches and optimally distributed inside the high density UMOS. We show that the distributed layout of the SBD inside the MOSFET cells is effective to reduce the reverse recovery charge (Q_{rr}), output charge ($Q_{oss(SBD)}$) and the forward voltage drop ($V_{f(SBD)}$). In addition, integrated high density UMOS realizes low on-resistance of $18\text{m}\Omega\text{mm}^2$ at $V_{gs}=4.5\text{V}$. The developed MOSBD achieved 46% reduction of chip size, compared to conventional MOSBD and low leakage current even in 175°C high temperature condition. The developed MOSBD successfully increases the conversion efficiency, compared to the discrete solution of MOSFET with external SBD.

I. INTRODUCTION

The low voltage, large current, and high current slew rates ($di/dt > 150\text{A}$) are demanded for voltage regulator module (VRM) with increase in clock speed of microprocessors in recent years. Generally as for DC-DC buck converters, used for these applications, high slew rate is realized by increasing its operation frequency to 1MHz or higher. In order to satisfy high operation frequency and high conversion efficiency simultaneously, a large number of

studies about optimized MOSFETs and improved packages have been carried out [1-4]. For low-side MOSFETs, reduction of the on-resistance is the most important. It is also important to prevent the power loss caused by shoot-through current, or self turn-on of the low-side MOSFET. The authors showed[5] that, in order to prevent a self turn-on phenomenon, it is effective to reduce the reverse recovery charge: Q_{rr} , of the low-side MOSFETs. In addition to the reduction of C_{gd}/C_{gs} ratio.

In this paper, we will describe new MOSBD, which integrates low-side MOSFET and Schottky Barrier Diode in a single chip.

II. DEVICE DESIGN AND SIMULATION

Figure.1 shows a circuit of synchronous buck converter. A Schottky Barrier Diode (SBD) is laid out parallel to the low side MOSFET in order to reduce the body diode loss. MOSBD integrates low-side MOSFET and SBD in a single chip, thus dose not need an external SBD. The cross sectional view of the developed MOSBD is shown in fig. 2. The SBD cells, fabricated on fine mesa between trench source electrodes, are uniformly distributed inside MOSFET cells. Figure 3 shows the simulated dependence of output charge ($Q_{oss(SBD)}$) and $V_{f(SBD)}$ on SBD mesa Width (W_s). The $Q_{oss(SBD)}$ decreases rapidly as the silicon mesa width becomes $0.4\mu\text{m}$ or less. The decrease in $Q_{oss(SBD)}$ is effective to reduce power loss in DC-DC




Figure.1 Circuit of Synchronous Buck Converter.




Figure.2 Cross sectional view of developed MOSBD structure.

converter.

We found very important design rule of how to distribute the SBD cells inside the MOSFET cells: “distributed” arrangement and “concentrated” arrangement. “Concentrated” means a larger number of SBD cells are fabricated in a single localized area. Figure.4 shows simulated dependence of electron-current density on SBD arrangement, (a) distributed arrangement and (b) concentrated arrangement under the condition that the total SBD contact area is the same. Forward Voltage ($V_f(SBD)$) of SBD for distributed arrangement is lower than that of concentrated arrangement at the same I_{ds} leakage current level as shown in fig.5, because of its uniform electron-current flow[6].




Figure.3 SBD mesa Width (W_s) dependency on output charge ($Q_{oss(SBD)}$) and $V_{f(SBD)}$ (simulation). When silicon mesa width is 0.4 μ m or less, output charge decreases sharply.




Figure.4 SBD arrangement dependence of the electron-current density by the simulation. (a) Distributed arrangement and (b) concentrated arrangement have same SBD contact area.




Figure.5 Simulated diode current, I_{dsf} , vs. V_f . (a) Distributed arrangement and (b) concentrated arrangement.

III. RESULTS AND DISCUSSION

We have fabricated the high cell density MOSBD which suppressed the total area of SBD by the distributed layout of the SBD cells. The cross-sectional SCM image of the MOSBD device is shown in Fig. 6. Measured $R_{(DS)ON.SP(Si)}$ of MOSFET except for the SBD area is 18m Ω mm² at $V_{gs}=4.5V$. The total SBD area occupies only 17% of the total chip. The small gate resistance of 0.45 Ω and C_{gd}/C_{gs} ratio of 0.05 at $V_{ds}=10V$ were realized. As for Gate charge: $Q_g/Activearea$, 9.4nC/mm² was obtained on condition that $V_{ds}=10V$ and $V_{gd}=24V$. Since the poly in the trench surrounding SBD is connected with the source electrode, low gate capacity is obtained.

The characteristics of SBD are excellent. Measured I_f - V_f curve of MOSFET without SBD and those of MOSBD with (a) distributed arrangement and (b) concentrated arrangement are shown in Fig.7. The $V_f(SBD)$ of MOSBD is successfully reduced and no body diode current of MOSFET flow when the forward current is less than 7 A. Furthermore, superior temperature characteristics are achieved as shown in fig 8. The SBD structure with narrow mesa width(W_s) is excellent in the $I_{ds}(SBD-leak)$ characteristic in 175^oC. For this reason, fabricated MOSBD shows a hardly break down at 37V. Figure 9 shows

measured waveform of reverse recovery characteristics. Compared with conventional MOSFET[7], maximum recovery current and t_{rr} of MOSBD is decreased. The developed MOSBD shows outstanding avalanche capability of $41.5\text{mJ}/\text{mm}^2$ as shown in Fig. 10.

Developed MOSBD was able to be reduced to a chip size of 46% compared to conventional MOSBD in the condition to which on-resistance and V_f were equal. Figure 11 is an image of this reduction of the chip size by having distributed SBD in high density UMOS.

Figure 12 shows experimentally obtained efficiency vs. load current as compared to the MOSFET with external SBD and conventional MOSBD at 1MHz operation. Developed high cell density MOSBD achieved the improvement in the efficiency for all load current without external SBD.




Figure.6 Cross sectional SCM image of fabricated MOSBD.




Figure.7 Measured diode characteristics of fabricated MOSFET and MOSBD. V_f of (a) is lower than that of (b) at same leakage level.




Figure.8 Measured characteristics of I_{ds} (SBD leakage current) of MOSBD as a function of temperature at $V_{ds}=24\text{V}$.




Figure.9 Measured recovery waveforms of conventional MOSFET and MOSBD(17% SBD area) at same active area.




Figure.10 Measured UIS waveforms of fabricated MOSBD (17% SBD area).

IV. CONCLUSIONS

We have developed a new MOSBD, which integrates MOSFET and Schottky Barrier Diode (SBD) in a single chip. The features of the device are that the SBD are fabricated on fine mesa of less than $0.2\mu\text{m}$, surrounded by trenches and optimally distributed inside the high density UMOS. We show that the distributed layout of the SBD inside the MOSFET cells is effective to reduce the forward voltage drop ($V_{f(\text{SBD})}$) compared to “concentrated” arrangement. In addition, integrated high density UMOS realizes low on-resistance of $18\text{m}\Omega\text{mm}^2$ at $V_{gs}=4.5\text{V}$. The developed MOSBD achieved 46% reduction of chip size, compared to conventional MOSBD and low leakage current even in 175°C high temperature condition. The developed MOSBD successfully increases the conversion efficiency, compared to the discrete solution of MOSFET with external SBD.




Figure.11 Reduction of chip size was achieved by fine SBD surrounded by trenches and optimally distributed inside the high density UMOS

V. ACKNOWLEDGEMENTS

The authors would like to thank for all members for discussions and technical support group.

REFERENCES

- [1] M.Darwish, et al “A New Power W-Gated Trench MOSFET (WMOSFET) with High Switching Performance”, ISPSD Proceedings, April 2003, pp.24-27
- [2] L.Ma, et al, “New Trench MOSFET Technology for DC-DC Converter Applications”, ISPSD Proceedings, April 2003, pp.354-357
- [3] D.Calafut, “Trench Power MOSFET Lowside Switch with Optimized Integrated Schottky Diode”, ISPSD Proceedings, May 2004, pp.397-400.
- [4] M.Shiraishi, et al, “Low Loss and Small SiP for DC-DC Converters”, ISPSD Proceedings, May 2005, pp.175-178.
- [5] Yusuke Kawaguchi, et al, “Multi Chip Module Minimum Parasitic Inductance for New Generation Voltage Regulator”, ISPSD Proceedings, May 2005, pp.371-374.
- [6] ISE TCAD Release 9.5.
- [7] TOSHIBA Datasheet “TPC8A01”




Figure.12 Measured dependence of Efficiency on Output current (I_{out}).