Proceedings of 1990 International Symposium on Power Semiconductor Devices & ICs, Tokyo, pp.180-185

SMALL WARPAGE DIELECTRICALLY ISOLATED WAFER FOR POWER ICS BY SILICON WAFER DIRECT-BONDING

K.Furukawa, A.Nakagawa, K.Tanzawa and N.Kawamura

Toshiba Research & Developement Center, Toshiba Corp. 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki, 210, Japan Tel. 044-549-2138 / FAX 044-555-2074

Abstract

The mechanism warpage was investigated for dielectlically isolated wafers, fabricated by the direct bonding. Three factors affecting the warpage were revealed. They were elastic deformation, a phenomenon peculiar to the direct bonding and poly-Si deposition. The investigation on these factors reduce the warpage to a few microns for 3 inch diameter wafers. Six inch diameter wafers were directly bonded to obtain 5 inch diameter SOI wafers. The warpage for the SOI wafer was 13 to 34 μ m. These results show that a 5 inch dielectlically isolated wafer can be applicable to power IC fabrications.

Introduction

DТ (Dielectrical isolation), usually using an SOI (Silicon On Insulator) wafer, has attracted much attention for high voltage power ICs, as well as for high-speed and high-density VLSI devices. Manv techniques, such as recrystallization, SIMOX, FIPOS etc., is being developed. Only EPIC (Epitaxial Passivated Integrated Circuit) [1] has been utilized for power ICs. However, large warpage, due to thick poly-Si deposition, limits the EPIC DI wafer diameter to no larger than 4 inches and prevents fine patterning.

Recently, an SDB (Silicon wafer Direct-Bonding) technique [2] has

been successfully applied to DI devices, such as a photo-diode array [3] and a lateral IGBT [4]. The SDB technique has a potential to realize a thick and defect free single crystal large diameter SOI layer for high voltage power ICs.

In order to fabricate a large diameter DI wafer, large wafers must be bonded all over the surfaces. Although, small warpage is the advantage of SDB DI wafer[5], the warpage must still be decreased as wafer diameter increases. In this work, 6 inch wafers were directly bonded, and the mechanisms for SDB DI wafers were investigated.

Direct bonding and DI wafer process

A pair of 6 inch diameter wafers were directly bonded. Mirror surfaces for t.wo wafers were contacted and the wafers adhered to each other at room temperature. High temperature annealing completed the bonding. The detailed bonding method was similar to that reported[2,5] for smaller wafer bonding. Bonding equipment and atmosphere cleanness were improved, in order to achieve voidless bonding. Figure 1 shows a infrared image for the bonded wafer. The entire wafer surface is bonded,

except for the rim of wafers, due to the rounded wafer edge shape.

Typical SDB DI wafers are fabricated in the manner shown in Fig.2. This figure shows DI wafer fabrication processes and cross-sectional photographs taken during the processes. First, а



Fig. 1 Infrared image for directly bonded 6 inch diameter wafers.

silicon wafer with an oxide layer on its surface, called an SOI wafer in this paper, is bonded to a substrate wafer, with or without an oxide layer. A thermally grown oxide layer is preferable, because a mirror surface is kept, even after oxidation.

The bonded wafer diameter is decreased by cutting off the rim to remove the unbonded part. For example, 6 inch wafers are bonded to obtain a 5 inch DI wafer.

layer thickness is The SOI reduced to a suitable thickness for which is fabricated the devices, later. V-shaped grooves are made by anisotropic etching. The silicon islands are electrically isolated by the oxide layer on the side-wall of the grooves. The grooves are filled with deposited poly-Si. Finally,



Fig. 2 Cross-sectional photographs for SDB DI wafer during typical wafer fabrication processes.



extra poly-Si is lapped out and the wafer surface is mirror polished.

The warpage for the 3 inch diameter SDB DI wafer was below 10 μ m [6]. This value is small enough to allow fabricating a photodiode array and a lateral IGBT. However, the warpage increases, as the wafer diameter increases. Figure 3 shows the warpage for One of 5 inch SOI wafers. These wafers were obtained by the 6 inch wafer bonding. After the SOI thickness reduction, the warpage were 13 to 34 μ m.

When more complicated devices or circuits are fabricated on a larger diameter DI wafer, the wafer still further warpage must. be decreased. For example, Fig. 4 shows the wafer structure and fabrication processes for a power IC being developed[7]. Islands for 500 V IGBT and islands for low voltage logic devices are integrated. IGBT islands are P-type, because it was confirmed [8] that fall-time for an IGBT in a p-type Si island is smaller than in n-type Si island. that an Junction isolated n-type wells for bipolar transistors exist in the logic device islands. The wells are filled by epitaxial Si, simultaneously grown with poly-Si deposition. The well depth is adjusted by the final polishing. Small wafer warpage is necessary for accurate polishing.

 γ Directly Bonded SOI Wafer



Grooving Well Formation Oxidation SiO, Patterning

Wells Groove Si0,

poly-Si (& epi-Si) Growth



• Polishing



Fig. 4 Fabrication process and structure for SDB DI wafer for power IC.

Warpage for SDB DI wafer

The warpage for the SDB DI wafer was investigated. Figure 5 shows the warpage change during the SDB DI wafer fabrication processes 1. shown in Fig. Three factors affecting the warpage were revealed. They are elastic deformation, а phenomenon peculiar to the direct bonding and poly-Si deposition. The final warpage is a few microns for 3 inch diameter wafers. This small warpage value was achieved by the following investigation.

In Fig. 5, convex wafer warpage was observed, after SOI layer thickness was reduced. This warpage is elastic deformation. To investigate the elastic deformation, a pair of wafers with various oxide layer thicknesses were bonded. The warpage was measured after one of

the bonded wafers was thinned. Figure 6 shows the relationship between the warpage and oxide thickness. The circles indicate the measured value. The warpage increases in proportion to the SiO, thickness, showing that the sandwiched sio, is the warpage driving force.

The mechanism for this warpage is considered as follows. No stress exists in bonded wafer during а 1100°C anneal in the bonding process, because SiO₂ viscous flow occurs. As bonded wafer is cooled down. tensile and compressive stresses are generated in Si and SiO, layers, respectively. After the SOI layer is thinned, the compressively stressed SiO2 moves from the symmetry center, and the SOI wafer is warped.





Fig. 5 Wafer warpage change during SDB DI wafer process described in Fig.2. Positive and negative values mean convex and concave warpage, respectively. Wafer diameter is 3 inches.



Fig. 6 Measured (circles) and calculated (lines) warpage for SDB SOI wafer after SOI thickness reduction. Wafer diameter is 3 inches. SOI layer thickness is 60µm. Substrate wafer thicknesses are A: 525µm; B: 375µm.

The warpage was calculated, above based on the mentioned assumption, а thin plate using theory. The results are also shown in Fig. 6 by solid lines. The calculated value agrees with measured warpage, confirming that this warpage is attributed to the elastic deformation caused bv thermal expansion difference between Si and SiO₂.

The elastic deformation is a dominant factor for the SDB DI wafer warpage. Therefore, the warpage is controllable by wafer design, such sandwiched SiO₂ thickness or as substrate wafer thickness. For the DI wafers in Fig. 5, SiO, thickness was designed to be 1µm, which is sufficient to isolate 500V devices. A 625µm thick substrate wafer was These wafer designs reduced used. the warpage to less than 10 μ m, after the SOI layer thickness reduction, indicated in Fig. 5, from 20 to 90 µm as shown in Fig. 6.

When oxidized an wafer is non-oxidized wafer. bonded to а warpage peculiar to the direct bonding occurs. Figure _shows 7 experimental processes and result for this bonding warpage. A pair of identical inches wafers. 4 in diameter and 400 µm in thickness, bonded together. Only were one wafer, the upper wafer in Fig. 7., had been oxidized. Just after the bonding, the bonded wafer has four layer structure, formed from surface oxide/ silicon/ sandwiched oxide/ silicon, as is shown at the middle the figure. A slight concave warpage was observed. The surface oxide was etched off to wafer make the

symmetrical, with respect to the sandwiched oxide, as is shown at the right-hand side in the figure. above mentioned Acording to the elastic deformation theory, no observed warpage must be for а wafer. the symmetrical However, The oxidized wafer wafers warped. side (upper side in the figure) was concave. This warpage was not when two oxidized wafers observed, were bonded together.

The detailed mechanism for this bonding warpage is not clear. It is assumed that the stress relaxation,



Fig. 7

Warpage change for bonded 4 inch diameter wafers, according to the experimental processes described at the lower part in the figure. Oxidized wafers are bonded to non-oxidized wafers. Oxidized wafer side is concave, when surface oxide layer is removed to make wafer structure symmetric. during the bonding annealing generates the warpage. The stress relaxation occurs at the bonded Si/SiO, interface to reduce the tensile stress in the non-oxidized silicon wafer. On the other hand, the stress in the oxidized wafer is maintained, because no stress relaxation occurs at the oxidized si/sio, interface. The stress difference between the two wafers warps the bonded wafers.

For the SDB DI wafer processes in Fig. 5, the SOI wafers were oxidized and the substrate wafers were not. The concave warpage after bonding is the result of such wafer oxidation. The SOI wafer, in which devices are fabricated later, should be oxidized, because an oxidized Si/SiO, interface seems to be more si/sio, stable than а bonded interface. When only the SOI wafer is oxidized, the bonding warpage direction is opposite to the elastic deformation, so that the total warpage was reduced. This warpage reduction did not disappear, even after 1200°C heat treatment.

It is well known, in the EPIC wafer process[9], that a substrate is warped concave by the deposited poly-Si. This warpage is the weak point for an EPIC DI wafer. However, the warpage direction by poly-Si deposition is opposite to the elastic deformation for an SDB DI wafer. As is shown in Fig. 5. although the warpage by poly-Si deposition almost recovered after the wafer surface was polished and most poly-Si was removed, the SDB reduced wafer warpage was by optimized poly-Si deposition.

Conclusion

It has been revealed that three phenomena, elastic deformation, and poly-Si bonding warpage deposition, warp the SDB DI wafer. the elastic Because deformation thermal expansion caused bv difference between Si and SiO, is wafer dominant, the warpage is controllable by sandwiched SiO, substrate thickness. and/or The other two phenomena can also reduce the warpage. A 3 inch diameter SDB DT wafer, with several micron warpage, was fabricated based on the investigation.

Six inch wafers were directly bonded all over the surfaces. A 5 inch SOI wafer was fabricated using the bonded 6 inch wafer. The warpage was sufficiently small, so that 5 inch diameter DI wafers can be applicable to power IC fabrications.

References

- [1] Davidson U.S. et al, IEEE, vol.57(1969) p.1532
- [2] Shimbo M. et al, J. Appl. Phys., vol.60(1986) p.2987
- [3] Ohura J. et al, IEEE Electron Device Lett.EDL-8, (1987) p.454
- [4] Nakagawa A. et al, 20th SSDM Ext.Abstract p.33 (1988)
- [5] Furukawa K. et al, Appl. Surface Sci., vol 41/42(1989) p.627
- [6] Ohashi H. et al, IEEE IEDM Tech. Digest, p. 210, (1986)
- [7] Nakagawa A. et al, Electrochem. Soc. Spring Meeting(1989), p.421
- [8] Nakagawa A. et al, IEEE IEDM Tech.Digest, p.817, (1988)
- [9] Suzuki T. et al, J. Electrochem. Soc., vol.124(1977), p.1776