Basic and Advanced Theory on Power Semiconductor Devices

Akio Nakagawa

Nakagawa Consulting Office, LLC.

1

Chapter 1 Introduction & IGBT

- 1. Introduction
- 2. Evolution of IGBT
- 3. Silicon limit characteristics of IGBT
- 4. Basics of IGBT Design
- 5. SOA of IGBT
- 6. MOSFET-mode IGBT
- 7. Design Issue of FS IGBT
- 8. IGBT Cell Pattern Design

Chapter 2 Power MOSFET

- 1. Fundamentals of power MOSFETs
- 2. Recent topics in low voltage power MOSFETs
- 3. High Speed Power MOSFET
 - Ideal switching in power MOSFET
- 4. Super Junction MOSFET

Chapter 3 pin diode

- 1. Basics of pin diode
- 2. Analytical and TCAD analysis of 200V high speed pin diode
- 3. Discussions on injection efficiency of bipolar transistor

Appendix

- 1. Basics of Semiconductor
- 2. Basic Device Equations
- 3. Ionization Integral
- 4. Bandgap Narrowing & Fermi Statistics

4

Outline

- 1. Introduction
- 2. Evolution of IGBT
- 3. Silicon limit characteristics of IGBT
- Basics of IGBT Design Basic operation, Turn-off characteristics, Effect of JFET, FS-IGBT, Turn-on characteristics, Reverse recovery of Diodes
- 5. SOA of IGBT
- 6. MOSFET-mode IGBT
- 7. Design Issue of FS IGBT
- 8. IGBT Cell Pattern Design



This figure shows the application fields of power devices in 1997 and 2005.

There are many applications for power devices. These are high voltage DC transmission, Motor control, Automobile, Power Supply, Home appliances and so on.

The clear difference between the two figures is that GTO and BTr were replaced by IGBTs and its module.

This big change occurred only in 8 years.

Now, MOS gate devices, IGBTs and MOSFETs, are predominantly used for many applications.

IGBTs are used for applications of large power and relatively lower frequency.

Power MOSFETs are used for high frequency applications.



This figure shows the evolution of high power devices. There were three waves in the power device development.

The first wave is the development of thyristors. The large power thyristor such as 3500A and 8000V was developed.

The second wave is the development of current control devices, such as bipolar transistors and GTOs.

The disadvantage of current control devices is the large gate current and the long switching time.

For example, in order to turn-off 3000A of GTO current, 1000A of gate current is required. We need another amplifier just for the gate current.

IGBT was developed in order to remove the disadvantages of current control devices.

Now, IGBTs are major devices in high power applications.



This shows Shinkansen, Super express trains.

Inverter control significantly improves energy efficiency of motor control.

The first inverter system was introduced to the Sinkansen in 1990, using GTOs.

Only 9 years later, Shinkansen was controlled by IGBT inverters.

This was really an epoch-making event in IGBT history.



This figure shows IGBT family.

Discrete IGBTs, Power Modules, Press pack IGBT, Intelligent power module, Transfer mold IPM, and one chip inverter IC.

There are variety of IGBTs developed for various applications.

Power Modules contain multiple IGBT chips, operating in parallel and realize a large current capability.

Press pack IGBT also contains multiple chips operating in parallel. The two electrodes directly contact the both sides of the chip and conduct current and cool the chip from the both sides.

IPM integrates IGBTs and its driver and protection circuits in a same package.

One chip inverter integrates inverter circuits in a single chip.



This figure shows application of IGBTs.

There are many applications.

For industry, Robots, Elevators, UPS, Bullet trains, and hybrid vehicles.

And, also, there are many applications for home electric appliances.

Air conditioners, Washing machines, IH cookers, Microwave ovens, Refrigerators, and so on.



This figure classifies major power devices.

Power devices are divided into 2 terminal devices and 3 terminal devices.

As for 2 terminal devices, there are pin diodes and Schottky diodes.

3 terminal devices are switching devices.

There are power MOSFETs, Junction FETs, IGBTs, Bipolar Transistors, and thyristors.

These are further classified into two categories.

One is unipolar devices.

The other is bipolar devices.

Unipolar devices only use electrons to conduct current.

High speed switching is realized in unipolar devices.

Bipolar devices use electrons and holes to conduct current. Large current high voltage devices can be realized in bipolar devices.



This figure shows application of power devices.

Power MOSFETs are used for low power high frequency application.

Most of medium and high power applications are covered by IGBTs.

For huge power applications, Thyristors, GTOs or GCTs are used.



I will show the basic operation of IGBTs.

The equivalent circuit is shown in the left figure.

The N-ch MOSFET supplies the base current of PNP transistor and drives the PNP transistor.

The current gain of the PNP Tr is small.

Thus, the major current is supplied by the N-ch MOSFET, the base current of PNP transistor.

This figure shows the cross section of IGBT.

If positive bias is applied to the gate, the surface of the P-base is inverted, and the channel is created in the surface.

Electrons are injected into the N-base from the channel, and forward bias the collector PN junction.

Holes are injected from the collector and are collected by the P-base. P-collector N-base and P-base constitute a PNP transistor.

There is a parasitic NPN transistor, consisting of N-emitter, P-base and N-base. The emitter and the P-base is short-circuited by the emitter electrode.

So, the operation of NPN transistor is prevented.



This figure shows electron density distribution.

Vertical axis shows electron density in logarithmic scale.

This is Emitter, Channel, Accumulation layer, N-buffer.

Electrons are injected from the channel, and holes are injected from the p-collector.

A large number of electrons and holes are accumulated in the N-base.

The electron density is the level of 10¹⁶/cm³

This is 100times larger than the impurity doping of the N-base.

Thus, the N-base resistance is reduced 1/100th of the original value.



Here, I interpret conductivity modulation.

Please imagine N-type silicon. The impurity concentration is 10¹⁴.

The number of electrons per 1 cm^3 is 10^{14} , the number of donor is also 10^{14} .

Electrons have negative charges and donors have positive charges. The total charge is zero and the charge is neutral. This charge neutrality condition is very strict.

If the charge neutrality is lost, a large voltage appears between the terminals.

Now, we add the same number of electrons and holes.

For example, we introduce 10¹⁴ of electrons and the same number of holes. In this condition, the charge neutrality is still kept.

The number of mobile electrons become double and we have also holes.

The resistance is inversely proportional to the number of electrons and holes. Thus, the resistance can be decreased with keeping the charge neutrality condition.

This is conductivity modulation.

If electron number is increased 100 times with keeping charge neutrality, the resistance of the silicon can be decreased to one 100th of the original value..



This figure shows typical electrical characteristics of IGBT. The rating is 1200V 600A device.

This shows current voltage characteristics.

The horizontal axis is voltage and vertical axis is current.

The forward voltage at 600A is 1.8V, when V_{G} =15V.

This figure shows typical turn-off waveforms.

This is collector current, collector voltage, and the gate voltage.

Time scale is 200nsec/Division.

300A is turned off within 1us, and 600V is applied.

The fall time to turn-off 300A is less than 200nsec and is very fast.





Don't be confused.



First IGBT operation was found in lateral devices.

In 1978, B.W. Scharf and J.D. Plummer reported in ISSCC that a four layer MOS gate thyristor operates as a transistor in low current level.

They used two DMOS transistors. One is used as cathode, the other is used as anode.

The upper figure shows the current voltage relation in large current region.

The device operate as a thyristor.

The lower figure shows the current voltage relation in low current level.

This shows that the device can operate as a transistor if thyristor is not triggered.

They showed that MOS-Thyristor can be operated as a transistor, if thyristor action is not triggered.



Vertical IGBT was first reported by Baliga in 1982.

He showed that the device can operate successfully as a four layer MOS-gate transistor.

However, the switching characteristics of the reported device was very poor.

The switching speed was very slow, the fall time is almost 18usec.

The device latched up, if current density exceeded a few $100A/cm^2$.



This shows the measured current-voltage characteristics of early stage IGBTs.

If the collector current exceeded 50A, latch-up occurred, and the device lost the control of the gate.

Early IGBTs were easily destroyed because of latch-up.

It was thought almost impossible to prevent latch-up in 1983.



What is latch-up?

Hole current, coming from the collector, flows in the pbase under the N+ emitter.

If the voltage drop in the p-base exceeds the built-in voltage of the PN junction, the NPN transistor is activated and electrons are injected directly into the P-base.

The current is amplified both by PNP and NPN transistor action, and the current flows in thyristor action. Once the thyristor action occurs, the current cannot be controlled by the gate.



In 1983, it was thought nearly impossible to completely suppress latch-up in IGBTs.

Under these circumstances, in 1983, I set a very high goal, that was development of non-latch-up IGBT.



In 1984, I successfully developed non-latch-up IGBTs and completely suppressed the latch-up of the parasitic thyristor.

My paper of non-latch-up IGBT was published as a late News paper in International Electron Device Meeting in 1984.

The developed device never latched-up under any driving conditions if the gate voltage was below 20V.



Once Non-Latch-Up IGBTs were developed,

IGBTs were found to be very rugged and strong devices!

Reputation of IGBTs was changed 180-degree.

In order to test the non-latch-up capability, I executed world first load short circuit test.

The device was directly connected to a 800V voltage source, and the device was turned-on for 10us at 125C case temperature.

The device operating point changes from this off-state to this on-state.

75A current flowed in the device, and the forward voltage became 800V, the same voltage as the voltage source.

Non-latch-up IGBTs could withstand this severe condition for 10us.



This shows the design principle of non-latch-up IGBT.

This is typical current voltage curve of conv. IGBT and this is non-latch-up IGBT.

The saturation current of conv. IGBTs exceeded the latch-up current.

The saturation current of non-latch-up IGBTs is designed to be smaller than the dynamic latch-up current.

Latch-Up, theoretically, never occurs.

This is very simple and natural design principle.

However, in early development stage, this was never considered in actual IGBT design.

This design principle became de facto standard, and is widely used now.



This figure shows the structure of non-latch-up IGBTs. This is

In order to reduce the saturation current, portions of N+ source layers were periodically eliminated to reduce the width of the channel.

P+ diffusion is extended into the channel region to create a low resistance hole bypass in the area where N^+ is eliminated



This figure compares I-V curves of conventional IGBTs and non-latch-up IGBTs.

The saturation current for 20V gate voltage was decreased to around 400A/cm².

This somewhat sacrificed device VCE at the rated current: 100A/cm².

However, it was more important to demonstrate nonlatch-up characteristics.



This photo shows first non-latch-up IGBT, fabricated and mounted on TO-3 package in 1984.

I received IEEE William E. Newell Power Electronics Award in 2010 for development non-latch-up IGBTs.



In 1989, we were confident that BTrs would surely be replaced by IGBTs.

At that time, our another dream was to replace GTO with a new MOS gate device.

It was very difficult to develop high voltage IGBTs, because IGBT V_{CE} rapidly increased as the breakdown voltage increased.

A breakthrough technology was necessary to realize high voltage IGBTs.



This figure compares current-voltage relations between 4.5kV IGBT and GTO.

VCE of IGBT is higher than GTO

The reason is that carrier density at the emitter side is low, because current flows by PNP transistor action in IGBT.



We invented injection enhanced IGBT or IEGT in 1990.

In trench gate IGBTs, hole current flows in this narrow mesa region by diffusion.

Electron current flows in the accumulation channel, which is created on the side wall.

If the mesa width is sufficiently narrow, hole current density becomes high in the Mesa region.

This creates steep carrier density gradient in the mesa region.

This steep carrier density gradient increases carrier density under the trench bottom.

The carrier density in the n-base becomes high on the both sides, on the anode side and on the cathode side.

This carrier distribution is similar to that of thyristor, and low VCE can be realized in high voltage IGBTs.



This figure compares current-voltage relations among 4.5kV IGBT, IEGT and GTO.

4.5kV IEGT realizes almost the same current voltage relation as GTO.

In 2000, 4.5kV IEGT was successfully developed.



This figure shows the IEGT structure.

We need wide and deep trench gates and narrow mesa for high voltage IEGTs.

However, it is very difficult to actually fabricate wide and deep trench gates.



This figure shows practical IEGT structure.

The structure can be fabricated, using the fabrication process of conventional trench IGBTs.

The difference is that this and this p-base are not connected to the emitter electrode, and are kept electrically floating.

This structure shows the same electrical characteristics as the original structure.



Now, we analyze the injection enhancement effect. IE efffect depends on the parameter W_cL/W


This figure shows technical trends for 600V and 1200V IGBTs.

1st 2nd and 3rd generation adopted planar technology and the design rule became finer.

NPT technology and trench gate was introduced in the 4th generation.

Recently, thin wafer technology was introduced for the new generation IGBTs.



Now, I introduce two kinds of IGBT structures.

First one is 600V punch-through IGBT.

IGBT is formed in the high resistivity epitaxial layer on the thick P+ substrate.

Because injection efficiency of the P+ substrate is very high, lifetime control is necessary to obtain high switching speed.

N-buffer stops the depletion layer. Thus, the thickness of the N-base can be reduced. This is good to achieve lower on-state voltage.

NPT IGBT uses low dose p-type layer as anode p-emitter.

Lifetime control is not necessary because low dose p-emitter automatically realizes high switching speed.

NPT-IGBT uses relatively thick N-base because there is no N-buffer layer.

NPT IGBTs was widely used in the late 90's.



In 1998, we introduced another goal: that is to realize 1.0V on-state voltage in IGBT.

NPT IGBTs were widely used at that time.

We thought

NPT-IGBT should not be a final goal!

NPT IGBT is good because NPT IGBT uses low dose pemitter.

We thought combination of N-buffer and low dose p-emitter should be final goal.



So, we calculated electrical characteristics of 600V thin wafer IGBT structure.

We assumed:

- •Total wafer thickness of 60 μ m.
- •N-buffer layer to achieve 600V breakdown voltage.
- ·adopt low dose p-emitter for high speed switching
- •High carrier lifetime of 10us.

We found that low on-state voltage of 1.0V was possible for this structure.



This figure shows the calculated results.

The on-state voltage of the thin wafer IGBT was almost 1V for 150A/cm2.

On the other hand, the on-state voltage of conventional trench gate IGBT was 1.6V,

And 3rd generation planar IGBT was 2.0V



This shows the turn-off characteristics. Calculated fall time was 170ns for the thin wafer IGBT.



We published the results, first in Toshiba Review in Nov. 1999 in Japanese.



And, then, in English, in IPEC2000, in April, 2000.



Infineon published first experimental results, in ISPSD in June, 2000.

Their device is 1200V IGBT, and thus, they could use well established 100um thick wafer technology.



We still tried to fabricate 600V thin wafer IGBT.

We needed 60um thick technology.

60um is too thin, and we did not have such thin wafer technology.

So, we finally used a trick.

We first fabricated this IGBT using conventional epitaxial wafer.

We removed most of the thick p+ substrate by grinding and careful etching technique.

And finally we got very thin p-emitter.



These figures are the SEM photograph

and the SIMS measurement result of the anode region.

This is the SIMS measurement of the impurity distribution in the anode region.

This very low dose p-emitter was successfully fabricated.



This figure shows the measured current-voltage characteristics of the fabricated 600V thin wafer IGBT.

This blue line shows the curve for the room temperature,

and, the red line shows the curve for 125 C.

The gate voltage is 15 V.

The V_{CE} of the fabricated IGBT

is 1.23 V for 150 A/cm² at room temperature.

It was found that the very thin wafer IGBT with nbuffer and a low dose p-emitter is effective in reducing the V_{CE} of trench gate IGBTs.



This figure shows the measured trade-off relation

between the device on-state voltages and the turn-off losses.

The typical characteristics of conventional PT-IGBT are plotted in this figure as a comparison.

The excellent trade-off relation for 600 V IGBT was obtained both for 25 °C and 125 °C.

Thin wafer IGBT achieved 0.4V lower on-state voltage than conv. PT IGBTs.

And, this device structure, or FS-IGBT, is currently major IGBT structure.



This figure shows wafer thickness of Infineon's IGBT as a function of year.

The thickness almost approaches the theoretical limit of breakdown voltage.



Carrier stored Trench gate IGBT was proposed by Mitsubishi electric 1996.

High impurity concentration N layer called "Carrier Storage layer" is formed inside the trench.

The CS layer works as a barrier for holes.

Thus, CSTBT has the same effect as IEGT.



Now I would like to talk about fabrication method of FS-IGBT.

First, cathode side fabrication process is completed.

After completion of cathode side structure, wafer thickness is reduced.

Then, Phosphorus and boron are implanted.

Laser is used to anneal and activate impurities in the back side surface.

As there is a metal layer on the emitter side of the wafer, the temperature of the whole wafer cannot be increased.

Only the temperature of the back side surface of the wafer can be increased in a short time period.

At last, back-side metal is formed.



This is another fabrication method.

First, the emitter side structure is completed without cathode metal.

The wafer thickness is reduced.

Then, selenium and boron are implanted and annealed at high temperature furnace.

There is no metal layers, temperature of the whole wafer can be increased.

Finally, emitter and collector metals are deposited and patterned.

The difficulties in fabrication process of FS-IGBTs are how to handle thin large diameter wafers.

Cracking and chipping wafers and the wafer warpage are the issues we have to handle.





Now, It is very important to find where the silicon limit of IGBTs exists.

We found by using TCAD that forward voltage can be greatly improved by reducing the mesa width.

The mesa width is defined as the distance from trench to trench.

If the mesa width is very narrow such as 40nm,

the forward voltage is less than 1V even for a very high current density of 500A/cm².



Now, I derive analytical current-voltage relation of ideal silicon limit IGBT.

Generally, the electron mobility is greater than hole mobility. So, if all the current flows by electron, this gives the lowest forward voltage.

Now, we assume the following:

(1) N-base is in high injection condition, and, thus, n=p holds.

(2) n1 denotes the electron density at the collector side of the N-base and nW denotes electron density at the emitter side.

(3)Because all the current flows by electrons, hole current should be zero.

From eq.(1), the electric field in the N-base is given by Eq.(2).

(2) then, electron current is given by this equation.

Here, as the electric field is given by Eq.(2), the electron current is given by double the diffusion current.



Next, we obtain the voltage drop in the n-base: Vi cite Eq.(2) again.

Integrate E over the entire N-base, from x=0 to x=w.

Then, Eq.(4) is obtained.

Vi is the voltage drop in the n-base.

P-collector, N-base and Accumulation layer forms a pin diode.

The external junction voltage, Vj is given by Eq.(5).

(Equation (5) will be derived, later.

We simply use this relation here.)

Then, the voltage drop of this pin diode, V_{pin} is given by Eq.(6).

(2) In this slide, we obtain the value of n_W Cite Eq.(3), again. $J = 2 q D_n \frac{\partial n}{\partial x} \qquad \dots \text{Eq.}(3)$ D_n is approximately expressed, using Eq.(7). $J = 2 q \frac{a}{n+b} \frac{\partial n}{\partial x} \qquad \dots \text{Eq.}(3.1)$ $D_n = \frac{a}{n+b} \qquad \dots \text{Eq.}(7) \qquad (a = 3.7e18 \text{ cm}^{-1}\text{s}^{-1}, b = 9.39e16 \text{ cm}^{-3})$ Integrating Eq.(3.1) from x=0 to W, we have Eq.(8). $\frac{J}{2 q a} \int_0^w dx = \int_{n_1}^{n_W} \frac{1}{n+b} dn$ $\frac{JW}{2 q a} = \ln(\frac{n_W + b}{n_1 + b}) \qquad \dots \text{Eq.}(8)$ Solve Eq.(8) for n_W . $n_W = (n_1 + b) \exp(\frac{JW}{2 q a}) - b \qquad \dots \text{Eq.}(9)$

In this slide, we obtain the value of n_w .

We show again equation(3).

The diffusion coefficient Dn is approximated by equation (7).

integrate Eq.(3.1) from x=0 to w. We get Eq.(8). Solve Eq.(8) for n_w , we have Eq.(9).



We show equation(5) and (9) again. Substitute equation (9) for n_w in equation(5). We have equation (10).

By the way, total current J is equal to electron current, Jn.

In the p-collector, electron current flows by diffusion.

As the P-collector dose is small, the electron current is given by equation (11).

(The equation (11) will be derived later in diode section.)

Then, solve equation(11) for n1.

We have equation(12).

Substitute eq.(12) for n1 in equation(9).

Then, we have pin diode voltage, Vpin.

The voltage drop of ideal IGBT is given as the summation of pin diode voltage, V_{pin} , and the voltage drop in the channel, V_{ch} . Vch is given by the product of channel resistance and the current density J.

Equation (13) is the current voltage relation of ideal IGBT.



This figure shows the current-voltage curves of the ideal IGBT limit.

Conventional IGBT current voltage curve is also shown for comparison.

It is easily seen that the ideal IGBT limit is far better than conventional IGBT.



This figure compares the IGBT limit with TCAD simulation results.

The numbers show the mesa width.

The ideal IGBT limit exactly coincides with the I-V curve of the IGBT with 40nm mesa,

Ideal IGBT limit is difficult to realize because the very narrow mesa is required.



Now, I'll talk about 40nm mesa IGBTs.

If the mesa width is as narrow as the thickness of the inversion layer,

the whole narrow mesa becomes inversion layer and a high concentration electron density layer appears.

This inversion layer works as a barrier for holes and prevents hole current flow.

All of the current flows by electrons for the very narrow mesa IGBTs.



This figure shows the carrier density distribution in the nbase.

The carrier density on the emitter side in the n-base increases rapidly as current density increases because current flows by diffusion.

If the carrier density exceeds the induced channel electron density in the mesa, hole current starts to flow and the electric field in the n-base increases.

The right figure shows the total current, electron current and electron injection efficiency as a function of forward voltage.

The black line shows total current and blue line shows electron current. This portion shows the electron current magnitude and the this portion shows the hole current magnitude.

The hole current starts to flow as the total current exceeds 500A/cm², and the electron injection efficiency rapidly decreases.



This figure shows the on-resistance of theoretical limit of IGBT together with various state-of-the-art devices.

The vertical axis shows on-resistance and horizontal axis is breakdown voltage.

The blue line shows silicon super-junction MOSFET. IGBT, SiC MOSFET and GaN HEMT.

The silicon limit of IGBT even exceeds the so called SiC limit for more than 2kV.



I carried out more exact 1200V IGBT limit analysis, using TCAD.

```
The conditions are:
Silicon wafer thickness=100um
Current Density =150A/cm2
Temp.=150C
Turn-off loss is adjusted to be 120uJ/A
```

The red line is the on-state voltage as a function of the Mesa width when the saturation current density is fixed at 800A/cm2. The lowest on-state voltage is around 1.15V.

The black line is the case for large saturation current.

If large saturation current is permitted, 0.9V on-state voltage is possible.



IGBT chip size reduced by generations.

This shows the case of Fujielectric. As the chip size reduced, the operation current density increased.



This shows operation current density for 1200V IGBTs as a function of year.

The operation current density increased by generations.

Now, the operation current approaches the dynamic avalanche limit of 1200V DC voltage.

Further increase in the operation current will needs special care.



Recently, Denso developed a unique trench gate structure.

This trench gate is widened in the bottom portion, and, thus, narrow mesa can be easily realized.

They call this device partially narrow mesa IGBT.

Denso actually fabricated 30nm wide mesa IGBT.

They realized very low on-resistance close to the limit of 1200V IGBT.



Tanaka-san recently proposed a scaling rule of IGBTs.

According to the scaling, good IGBT characteristics can be realized by very shallow trench IGBTs.

For example, the trench depth is as shallow as 1.2um. This paper shows that good IGBTs can be fabricated in CMOS fabrication facility.



Infineon recently announced that it already introduced 30cm CMOS fab for power device fabrication.

CMOS fab will surely contribute to increasing device performance and also to reducing chip cost.



Now, I'd like to talk about the patent of IGBTs.

IGBT device structure was first invented by Yamagami, in 1972. He filed his patent only in Japan.

In 1978, Prof. Plummer discovered IGBT-mode operation in thyristor, and got a patent of IGBT-mode operation in Thyristor.

Becke tried to get a patent of IGBT, but he failed because Plummer already discover the IGBT-mode operation in Thyristor. So, in his claim, he included the restriction "no thyristor action occurs under any device operating conditions."

Becke's patent eventually became the basic IGBT patent, because I developed non-latch-up IGBT.

Baliga's IGBT latched-up, so his IGBT is the invention of Plummer, not the IGBT of Becke.



Next, I talk about basic IGBT design and the mechanism of its operation.


This shows typical structure of 600V IGBT.

First, planar IGBT will be analyzed to understand basic IGBT operation.

The structure is similar to so called 3rd generation IGBT.

For the time being, I will analyze this structure.

The device half cell width is 20um.

The half of P-well width is 6um.

The P-well diffusion depth is 4.5um.

The thickness of the N-base is 50um.

The thickness of the N-buffer is 10um.

The both device sides are mirror symmetry axis

So, the actual device structure is shown in the next slide.



The calculated device structure looks like this.

The device continues in mirror symmetry.



The device can be divided into two sections: a section of PNP transistor and a section of pin diode.

In the PNP transistor section, the P-base N-base junction is reverse biased, and the carrier density at this junction is zero. The carrier density decreases exponentially from the P-collector N-base junction toward the P-base and is approximately in proportion to $exp(x/L_a)$, where L_a is the ambipolar diffusion length.

On the other hand, in the pin diode section, electrons are injected from the accumulation layer and holes are injected from the P-collector. Thus, the carrier density distribution in the pin diode section is similar to that of the pin diode. The carrier density is high both at emitter side and also at the collector side.



This is the calculated I-V relation of the planar IGBT.

For simplicity, electron and hole lifetimes are set to be the same.

The horizontal axis is VCE, and vertical axis is current density.

The parameters are electron and hole lifetimes.

The collector emitter voltage increases as the carrier lifetime reduces.

For example, V_{CE} is 1.18V when τ =0.5us.

 V_{CE} increases to 2.74V if τ is reduced to 30ns.

The device structure is the same as the one I already mentioned before.

The device half cell width is 20um. The half of P-well width is 6um. The P-well diffusion depth is 4.5um.



This figure shows electron density distributions for pin diode and pnp transistor sections.

Electron density distributions are plotted along the two symmetry lines.

One is the line, the center of the PNP transistor, crossing the center of the P-base. The other is the center of Diode section, crossing the center of the gate electrode.

This shows the electron density distribution of the PNP transistor section. The electron density monotonically decreases from the collector toward the P-base. The decreasing rate depends on the ambipolar diffusion length.

This shows the electron density distribution of the diode section. The electron density is high at the both sides of the N-base, namely, at the N-base under the gate and at the collector-side of the N-base.

When the carrier lifetime is as low as 30nsec., the carrier density is very low in the N-base, lower than that of 50nsec case. In the next slide, I will analyze this in more detail.



This figure shows electron and hole quasi-Fermi potentials.

We will analyze why carrier densities of τ =30ns are lower than those of 50ns.

The electron and hole quasi-Fermi potentials are plotted along the symmetry line, Arrow A of the pin diode section, and along the silicon surface from the center of the gate to the N⁺-emitter (Arrow B).

This portion corresponds to the Arrow A.

And this portion corresponds to the Arrow B.

This is P-collector, and this position is the center of the gate and this portion is the N emitter.

The difference of ϕ_p - ϕ_n is connected to the product of electron hole density.



For simplicity, we disregard the effect of the N-buffer. The ψ is assumed to be in the center of the two quasi-Fermi potentials. We first treat the case of τ =50ns.

The quasi-Fermi potentials can be divided into 4 portions. First one is the voltage drop in the channel. The second is the difference between ψ and ϕ_n . This is related to the electron density n_1 in the surface. The 3^{rd} one is the voltage drop in the N-base. The final one is the difference between ϕ_p and ψ . This is related to hole density p_W at the collector side of the N-base.

The quasi-Fermi potential difference is 3V from N⁺-emitter to P⁺-collector. The first and the second terms can be merged into one. Thus, Eq.(1) holds. Here, n₁ denotes the carrier density under the gate. n_W denotes the carrier density at the collector side of the N-base. We call this term as "external junction voltage."

The summation of 3 components is just equal to 3V. If the voltage drop inside the device becomes large, the external junction voltage have to decrease, in other words, the product of carrier densities at both sides, n_1*n_w , have to decrease.



Here, I show quasi-Fermi potentials of τ =30ns case. Again, the quasi-Fermi potentials are divided into the 4 components...

On the right hand side, the total voltage drops between 50ns and 30ns cases are compared. The total voltage drop of 30ns case is slightly larger than that of 50ns case.

Thus, the junction voltage of 30ns case is lower than that of 50ns case. This reduces the carrier densities, n1 and nw.

Namely, the carrier density, n1, under the gate and the carrier density, nw, at the collector-side of the N-base are smaller than those of 50ns case.

Switching characteristics of IGBTs



From now on, I would like to talk about switching of IGBTs.

This figure shows typical switching-off waveforms with and without Ls. The used circuit is shown here. The main load is 1mH inductance.

In an actual circuit, a stray inductance of, for example, 10nH exists. The figure compares the calculated waveforms with and without 10nH stray inductance.

Sufficiently accurate switching waveforms still can be obtained even if we neglect the stray inductance.

The two waveforms are similar, although a voltage hump appears if Ls is included.

We neglect the stray inductance in order to easily understand the underlying phenomena in the turn-off transient.



This slide shows the definition of switching time.

This is typical switching waveform of an IGBT. This is collector current and this is collector voltage. The dotted line shows the power loss.

The power loss becomes large when the voltage exceeds 10% of the applied voltage. The power loss is large untill the collector current becomes less than 10% of the initial value.

Thus, the switching time is defined, in this text, as the time from 10% of the applied voltage to 10% of the initial current as shown in the figure.

Usually, voltage rise time is defined as the time from 10% of the applied voltage to 90% of the applied voltage.

Similarly, current fall time is defined as the time from 90% of the total current to 10% of the total current.

The switching time in this talk is the summation of tr and tf.



This figure shows three switching-off waveforms of the three IGBTs. The carrier lifetimes are 0.5us, 50ns and 30ns.

The used circuit is shown here. The main load is 1mH inductance. The internal resistance of the inductor is 1Ω . A free wheeling diode is connected between the two terminals of the inductance. A gate resistance, 10Ω , is used.

The device total area is 1 cm^2 , and the current density is 100 A/cm^2 .

Thus, the load current of 100A is turned off.

In the next, we will analyze these waveforms.



This shows trade-off relation between collector-emitter voltage, V_{CE} , and switching time for planar IGBTs.

If we decrease the carrier lifetime , the switching time decreases, but, $V_{\rm CE}$ increases.

For example,

Generally, it is quite difficult to simultaneously improve switching time and V_{CE} .

This relation is called trade-off.

If we can shift the curve toward the lower left corner, then, we can say that the trade-off is improved.

In order to improve the trade-off relation, usually we need to develop new technique, or new devices.



This figure shows the switching waveform of IGBT.

The carrier lifetime of IGBT is 50nsec.

We will analyze the switching-off waveforms of planar IGBT under the inductive load.

There are four characteristic periods.

In the period I, the gate voltage decreases, but, almost the same channel current flows and no manifest change occurs.



In the period II, the channel electron current begins to decrease.

 V_{CE} increases,

- (1) In order to maintain total electron current by removing the stored carriers under the gate.
- (2) to raise the potential under the gate so as to keep the gate voltage at the same value.

We will interpret this in the next slide.



This shows electron and hole density distributions along the symmetry axis, the center of pin diode section.

The numbers show time steps in the storage time period.

In the period II,

carriers under the gate are removed, and a depletion layer appears under the gate.

Removed electrons flow toward the collector, and create electron current. The total electron current is maintained at the same value, although the channel electron current decreases.



In the period II

The collector-emitter voltage, V_{CE} , increases in order to raise the potential under the gate oxide, for example, the potential at Point A.

The potential increase at the point A induces dV/dt current though the gate oxide, charging the gate to maintain the gate voltage.

The gate voltage remains almost at the same value to keep the channel electron current.



In the period III

The collector-emitter voltage, $V_{\text{CE}},$ start to increase rapidly.



This shows electron and hole density distributions, again. The numbers show the time step.

In the period III,

The depletion layer develops and expands toward the collector, sweeping away carriers and creates current. The magnitude of the current created by the depletion layer expansion increases as V_{CE} increases because the stored carrier density increases toward the collector.



In the period III,

Current is created when the depletion layer expands toward the collector, sweeping away carriers in the front edge of the depletion layer.

This is depletion layer. The carriers of this portion are removed and creates current.

The removed holes move toward emitter and become hole current flowing into the emitter.

The hole current increases as the collector voltage increases because the stored carrier density becomes larger toward the collector.

The summation of the channel electron current and the hole current makes the total current. The channel current decrease correspondingly to keep the total emitter current at the same value, because the hole current increases.

Thus, the gate voltage decreases in the period III.



In the period IV, the collector voltage stops increasing when the voltage exceeds 300V, the voltage of external voltage source, Vcc.

The gate voltage rapidly decreases and the channel electron current stops abruptly. This induces the rapid decrease in the collector current in the beginning of the period IV.

After that, the tail current flows.



This shows the hole and electron density distribution in the tail period.

The tail current flows by the PNP transistor action.

The N-buffer serves as the base of the PNP transistor and the depletion layer acts as the collector of the PNP transistor.

The tail current decays according to the effective carrier lifetime in the N-buffer.



In this slide, I calculated I-V curves of various planar IGBTs, when P-base width is changed from 1.5um to 14um.

The carrier lifetime is 50ns.

The device width is kept 20um so that the poly-silicon gate width is changed accordingly.

The total channel width is kept at the same value, because the device width is the same.

Thus, the saturation current for a high applied voltage is not changed.

The device characteristics changes very much, as shown in the figure.

Especially, the V_{CE} (collector emitter voltage) increases considerably, when the p-base width is 14um.



This figure shows V_{CE} at 100A/cm² as a function of P-base width.

 V_{CE} rapidly increases as the P-base width becomes more than 12um because of JFET resistance.

On the other hand, V_{CE} decreases but is saturated at the value of 1.8V as the P-well width decreases.



We will analyze JFET resistance.

The upper figure shows the electron density distribution under the gate on the line of Y=1um.

JFET channel width reduces as the P-base width increases.

Moreover, the electrons are removed deeply under the Pbase.

The p-base depth is 4.5um as shown by the red line. However, the electron density is decreased up to 12um in depth.

The effective JFET channel length is approximately 12um, from the surface to 12um in depth, and is longer than the depth of P-base diffusion.

Thus, the JFET channel is narrow and long.



This figure shows the electron density distribution along the line of X=20um, the center of the gate.

As the JFET channel width reduces, the carrier density in the JFET region is reduced.

This results in the reduction of carrier density in the entire N-base.

As for IGBT of 14um P-base, the electron density in the N–base is lower than 10^{15} throughout the N-base.

The effect of JFET is significant.



In the previous slides, we reduce only P-base width with keeping all the other parameters.

Here, all the P-base parameters are equally reduced from 6um to 1.5um with keeping the same device width of 20um.

If we scale down the P-base from 6um to 1.5um, $V_{\rm CE}$ improves from 1.96V to 1.54V at 100A/cm² current density.

The saturation current density also increases very much, if we scale down the P-base because the channel length reduces.

The 1.5um device even latches up at high current density. We need to reduce saturation current.



This figure shows V_{CE} vs. P-base width.

The upper line A-B shows the change when we shrink the P-base width with keeping all the other parameters at the same value.

The lower line ACD shows the change when we scale the P-base.

The device C shows very high saturation current density of 1750A/cm².

The saturation current should be low enough to secure short-circuit capability.

The device width of device C is increased from 20um to 30um in order to decrease the saturation current to $1200A/cm^2$ by reducing the total channel width for unit device area of $1cm^2$.

We name the new device E. But, the V_{CE} of device E increases to 1.82V, which is the same as device B,

It is very difficult to improve V_{CE} with keeping the same saturation current.



This figure shows the calculated I-V curves of device A , C, and E.

Device A is the basic device structure: P-base width of 6um and the depth of 4.5um. Isat = 1050A/cm2.

The device C is a scaled device: P-base width of 3um and the depth of 2.25um. Isat is 1750A/cm².

The device E is a scaled device: P-base width of 3um and the depth of 2.25um, but the half width of the device is increased to 30um. Isat = 1200A/cm2.

If we decrease the saturation current, this deteriorates V_{CE} . Saturation current density is one of the important design parameters, which decisively influence device characteristics.



From now, I'd like to talk about trench gate IGBTs. Simple trench gate IGBT structure is shown on the left hand side.

The mesa width is 5um. The trench depth is 6um. The unit cell size or the device width is 6um.

The N-buffer and the collector structure is the same as the planar IGBTs.

The collector emitter voltage at 100A/cm² is very good, as low as 1.55V.

However, the saturation current density of Trench IGBT is huge as high as 6000A/cm².

This is because the total channel width for 1cm² is very large, compared with planar IGBTs because the unit cell size is only 6um.



In order to reduce the saturation current to the level of planar IGBTs, we introduce IEGT structure.

The IEGT structure, we adopt, is shown at the lower left. We introduces a deep P-type floating layer between the trench gates.

The device width is adjusted to 18um to decrease I_{SAT} . The calculated V_{CE} is 1.68V at 100A/cm², which is lower than planar IGBT.



The figure compares the saturation current of Trench IEGT and planar IGBT with 1.5um wide P-base.

The saturation current density of Trench IEGT is slightly lower than the planar IGBT of 1.5um P-base width.

The saturation currents of the two devices are almost the same.



Electron density distributions are compared between trench IGBT and IEGT.

Electron density of IEGT on the emitter side is higher than that of planar IGBT.

This is because the electron density of the trench IEGT is increased by IE effect.

Moreover, in planar IGBT, the holes on the emitter-side are reduced because the P-base extracts carriers.

This is the reason why V_{CE} of trench IEGT is lower than that of planar IGBT.



So far, I talked about PT-IGBT, using epitaxial layer.

In late 90's, NPT IGBT structure without N-buffer were widely utilized.

However, NPT IGBT was not a final solution.

Recently, FS-IGBT was developed and n-buffer was utilized again to reduce the $V_{\rm CE}.$

FS-IGBT is the combination of NT-IGBT and N-buffer.

So, we skip NPT-IGBT, and talk about FS-IGBT in the next slide.



- Field stop IGBT or Thin wafer IGBT was introduced in the year 2000.
- After that, field-stop IGBT has been a major structure of IGBTs.

Switching speed is controlled by the dose of the P-collector.

Thin wafer is used to fabricate FS-IGBTs.

N-buffer & P-collector is formed by ion-implantation and annealing.

Carrier lifetime is high throughout the wafer.



In this figure, I introduce typical 600V FS-IEGT structure.

The trench structure on the emitter-side is the same as that of trench PT-IEGT.

Wafer thickness is 60um. The half mesa width is 2.5um.

On the collector-side, the low dose N-buffer and the low dose P-collector are adopted.

The figure compares the I-V curves of FS-IGBT, Trench PT-IEGT and planar IGBT.

FS-IGBT achieves very low on-state voltage, V_{CE} , as low as 1.3V at 100A/cm2.


In this figure, I compare the trade-off relations of planar IGBTs and FS-IEGTs.

In planar IGBTs, carrier lifetime is changed to change the switching speed.

In FS-IEGTs, the dose of the collector P-layer is changed to vary the switching speed.

For example, VCE=1.32V and switching time is 137ncec.

The trade-off relation is greatly improved in the FS structure.



This figure compares the electron density distributions of FS-IEGT and two planar IGBTs with carrier lifetime of 50ns and 30ns.

Carrier density of FS-IEGT is significantly higher in the Nbase, especially on the emitter-side, compared with that of planar-IGBT.

Carrier density of planar IGBT is low, because

(1) The carrier lifetime is low in planar IGBTs.

So, the carrier density decreases exponentially according to the ambipolar diffusion length.

(2) The P-base extracts holes and reduces the carrier density around the P-base.

The combination of Trench IEGT structure on the emitterside and FS structure on the collector-side improves the IGBT characteristics.



This figure shows the typical switching-off waveforms of FS-IEGTs.

FS-IEGT is characterized by the following:

75% of collector current flows by electron.

The electron current can be directly turned-off by the gate, so, fast switching speed is generally realized.

(In FS-IEGTs, the collector P-layer is so-called transparent, most of the electron current reaches the collector electrode without recombination.)

The channel electron current is abruptly terminated in the fall time. This abrupt termination of channel electron current induces abrupt fall of collector hole current in the fall-time.

Tail current flows by electron diffusion current. So, the stored carriers in the N-base can be efficiently removed.



This figure shows hole density distribution in the turn-off transient.

After 0.22us, the depletion layer expands, and creates dV/dt current.

Since larger amount of carriers are stored on the emitter side, larger dV/dt current flows in early turn-off period.

Fall time start at 0.36us and the hole density on the collector-side rapidly decays.

This is because electron diffusion current mostly flows in the tail period and electrons easily escape from the Nbase into the P-collector.



Turn-off waveforms can be divided into the four period. This is similar to planar PT-IGBTs.

In period I, the gate voltage simply decreases.

In the period II, the channel electron current start to decrease, and the collector voltage increases to keep gate voltage at the same value and to maintain electron channel current.

However, in FS-IGBTs, dV/dt current created by the depletion layer becomes very large already in the period II as shown by the broken blue line.

This dV/dt current greatly increases the hole current.

Thus, the gate voltage start to decrease already in the period II to decrease channel electron current.

This is one of big differences between planar PT-IGBTs and FS-IGBTs



In this slide, I introduce a simple IGBT turn-off model.

This model helps to understand the current created by depletion layer.

We can create simple analytical turn-off model of FS-IGBT because we can neglect recombination.

In FS-IGBTs, the carrier distribution is approximated as a linear line.

Total current J_{total} is given as the summation of J_{ele} and $J_{\text{hole}}.$

The electron current is the same as the channel current.

P-emitter injection efficiency is defined as this equation: $J_{hole}/J_{total}{=}\alpha$



It is assumed that the channel current stops before the rapid increase of VCE.

The same amount of electron current is created by the depletion layer after the channel current disappears.

We assume that the depletion layer expand dx for the time step dt. This creates the charge *Jchdt*.

Thus, Eq.(1) holds.

In the depletion layer, all current flows by holes in the saturated velocity, *vs.*

Thus, the Poisson equation holds.

Integration of the Poisson eq. twice gives Eq.(2).

The carrier density is given by Eq.(3)

We can solve the three equations.

Solution procedure $n = -\frac{a-b}{W}x + a$...(3) Substitute Eq.(3) for *n* in Eq.(1). $qndx = J_{ch}dt$...(1) Then, we have $[-(a-b)x + aW]dx = \frac{WJ_{ch}}{q}dt$ Integrate

 $-\frac{(a-b)}{2}x^{2} + aWx = \frac{WJ_{ch}}{q}t$ $\frac{(a-b)}{2}x^{2} - aWx + \frac{WJ_{ch}}{q}t = 0$ The solution : $x = \frac{aW - \sqrt{a^{2}W^{2} - 2(a-b)WJ_{ch}t/q}}{(a-b)}, \quad J_{ch} = (1-\alpha)J_{total}$ $V = \frac{1}{2}(\frac{qN_{D}}{\varepsilon} + \frac{J_{total}}{\varepsilon v_{s}})x^{2} \quad \dots (2)$ Substitute for x in Eq.(2).

116

This shows the solution procedure:



This figure compares the analytical model and TCAD simulation.

The agreement is quite good.

The used parameters are given in the slide.

We focus on Turn-On Characteristics of IGBT and Diode Recovery



IGBT turn-on accompanies the turn-off of Free wheeling diodes.

The inductor tries to keep the current at the same value.

The current circulates among the inductor and the diode while the IGBT is off-state.

When the IGBT is switched-on, the inductor current flows into the IGBT and the diode is reverse-baiased.

These are IGBT turn-on and diode recovery waveforms.

The dV/dt of the diode is closely related to the noise of the system.

So, the control of the dV/dt of the diode is strictly important.

The dV/dt of the diode can be controlled by the di/dt of IGBT current.

Thus, the di/dt control capability of IGBT is important.



Now, I'd like to discuss the di/dt control capability of IGBTs.

The di/dt of the current can usually be controlled by the value of the gate resistance.

This figure shows the turn-on waveforms of Dummy Gate IGBT when the gate resistance of IGBT is 10Ω , 50Ω and 100Ω .

The di/dt is successfully well controlled by the gate resistance.



This shows the turn-off waveforms of FWD, which is controlled by Dummy Gate IGBT

The diode dV/dt is excellently controlled by di/dt of Dummy Gate IGBT.

It is very important to control the di/dt of IGBT current since the current flows commonly in IGBTs and FWDs.



This shows the turn-on waveforms of IGBTs with floating P-base.

If there is a floating P-base adjacent to the gate electrode, the di/dt cannot be controlled by R_G .

Even if we increase the gate resistance, the di/dt of the current cannot be controlled effectively if we use IGBTs with floating P-base.

The reason is shown in the following figure.



This figure shows waveforms of the gate voltage, the collector current as well as the potential at the point A, which is located in a floating p-base and adjacent to the gate oxide.

When the gate voltage increases and exceeds the threshold voltage, the collector current starts to flow.

The collector current flows into the floating P-base and increases the potential of the floating p-base.

This also increases the gate voltage by the dV/dt current through the gate oxide.

The increase in the gate voltage increases the collector current again.

This positive feedback prevents the control of di/dt by the gate resistance.



In the dummy gate IGBT, the poly-silicon of the outer trenches is electrically connected to the emitter electrode.

Thus, the influence of the floating p-base is blocked by the outer trenches.

We need to consider only the influence of the potential under the gate electrode, namely the potential of the point B.

The potential of point B does not increase but stays in the same value even if the collector current flows.

Thus, the gate voltage does not rapidly increase after the collector current flows.

In the dummy gate IGBT, di/dt can be controlled by the gate resistance because the influence of the floating P-base is blocked.



The system noise is closely related to the dV/dt in diode recovery.

So, the controlling the dV/dt in diode recovery is very important.

Although the dV/dt of diodes is controlled by IGBT, the dV/dt also depends on the structure of diodes.

I' like to introduce the concept of soft recovery in the next slide.



This shows typical diode recovery characteristics.

Initially, current IF flows. Then, the current decreases at a rate of di/dt, and crosses zero and reaches reverse peak current , IRRM.

Then the current decreases and reaches zero.

Reverse recovery time t_{rr} is defined as the time from the first zero cross point and the 2nd zero cross point.

Softness factor, S, is defined as S=Tf/Ts.

The di_r/dt in the time period Tf creates the voltage hump in the reverse recovery.

So, the di_r/dt in the time period Tf should be small.

This means that the softness factor S should be large.



This is a typical soft recovery diode.

If the applied voltage is 600V, reverse recovery characteristics are very smooth.

When the applied voltage is increased to 750V, the voltage waveform is still acceptable, although a small hump appears.



This is an example of a snappy diode.

There is a voltage spike in the reverse recovery waveform.

This voltage spike is created by a steep di_r/dt in the recovery current.

The voltage spike becomes very large when the applied voltage is increased to 750V.

The softness factor of this diode is 0.6.



This slide shows why the voltage spike is created in a snappy diode.

The figure shows hole density distributions in turn-off transients

Stored carriers are removed from the both directions, namely from the anode and from the cathode.

The width of the carrier plasma shrinks and finally suddenly disappears.

This causes abrupt decrease of diode current and a steep di/dt.

The steep di/dt induce a large voltage spike.

Thus, this diode design should be avoided.



This figure shows hole density distribution of soft recovery diode in the turn-off transients.

The depletion layer expands mostly from the anode.

The carriers are not removed from the cathode.

The final length of the depletion layer is longer than that of the snappy diode when the plasma disappears.

This means that a larger voltage can be applied to the soft recovery diode, compared with the snappy diode.



Now, we analyze how carrier plasma is removed in the diode.

We assume a simple case, where carrier distribution is flat. We further assume that plasma shrinks in velocity vL at the left edge of plasma and vR at the right edge of plasma.

As carrier profile is flat, electron hole current flows only by drift. The ratio of hole current and electron current is mobility ratio.

Thus, the equation (1) and (2) hold.

In the depletion layer, all of the current flows by holes.

The hole current in the depletion layer, j_{pL} is equal to the total current. Thus, Eq.(3) holds.

At the left edge of the carrier plasma, hole current increases by the amount, $\Delta j_p = j_{pL} - j_p$. This is equal to J_n from Eq.(3). Thus, Eq.(4) holds.

Cite Eq.(4) again.
increment
$$\Delta j_p = j_{pL} - j_p = j_n = \frac{\mu_n}{\mu_n + \mu_p} j \dots Eq.(4)$$

The amount of carriers, which is removed from plasma in the time step, dt , is $\Delta j_p dt$
 $\Delta j_p \cdot dt = j_n \cdot dt = \frac{\mu_n}{\mu_n + \mu_p} j \cdot dt$
This amount is equal to the amount, $qndx$, which is removed by depletion layer expansion:
 $\Delta j_p \cdot dt = j_n \cdot dt = \frac{\mu_n}{\mu_n + \mu_p} j \cdot dt = q \cdot n \cdot dx \dots Eq.(5)$
Then, v_L is expressed as:
 $|v_L| = \frac{dx}{dt} = \frac{j_n}{qn} = \frac{\mu_n}{\mu_n + \mu_p} \frac{j}{qn} \approx 0.75 \frac{j}{qn} \dots \dots Eq.(6)(\mu_n \approx 3\mu_p)$
Analogously, v_R is given as:
 $|v_R| = \frac{j_p}{qn} = \frac{\mu_n}{\mu_n + \mu_p} \frac{j}{qn} \approx 0.25 \frac{j}{qn} \dots \dots Eq.(7)$

The amount of carriers, which is removed in the time step, dt, is $\Delta j_p dt$, and is equal to $j_n dt$.

This amount is equal to the amount, qndx, which is removed by the increase in the depletion layer width, dx. Thus, Eq.(5) holds.

Now, the velocity of plasma front , v_L , is given by dx/dt, and Eq.(6) holds.

In the same way, at the right edge of carrier plasma, Eq.(7) holds.



The maximum depletion layer width, *wx*, before the plasma disappears, is given

by the velocity ratio, and is expressed by Eq.(8).

Thus, if carrier plasma is flat, the depletion layer length is $\frac{3}{4}$ of the i-region width.



We extend the theory to non-uniform carrier plasma.

Assume carrier density n_L for the left edge and n_R for the right edge.

If the non-uniformity is not large, we can neglect diffusion current in the carrier plasma.

Still, Equations (1) and (2) hold.

On the both edges of plasma, we assume that Eqs.(3), (4) hold.

Then, the plasma front velocity ratio is given by Eq.(5).



We cite Eq.(3) (4) and (5) again.

The maximum depletion layer width or plasma vanishing point w_x is given by Eq.(6).

If e-ta η =1/3, the depletion layer expands 90% of the i-region.

It is important in diode design that cathode side nR should be larger than anode side nL



Device failure

Device failure is a complicated issue. Causes for device failure usually involve both thermal and electrical issues and, thus beyond the scope of this text. We focus only on electrical issues.

Safe Operating Area

Safe operating area is defined as the area where the device can be operated safely as long as the power dissipation is kept within the thermal constraints such that the temperature rise does not exceed the maximum junction temperature.

Thermal Limit --- complicated issue Electrical Limit --- theoretically manageable Aged deterioration --- outside the scope of our text

137



This shows an example of forward Biased SOA of 1200V 600A IGBT.

The line A limits the maximum allowable current.

The maximum current is limited by various reliability issues.

The line C is the limit that is imposed by the maximum static breakdown voltage.

Line B is the limit line when devices are in the state of both high voltage and high current.

This situation is encountered in the turn-on transients.

The limitation comes mostly from power dissipation and impact ionization induced device failure.

This will be discussed in the following.



Here, we introduce a simple model of forward SOA for IGBTs.

First, we assume that current is flowing in the depletion layer.

In the depletion layer, we assume that holes and electrons travel in their saturation velocites: $v_{hole,s}v_{ele,s}$.

The electron current and the hole current are expressed as Eq.(1) and (2).

The space charge density is given by Eq.(3).

Electron current, $J_{\text{ele}},$ must be equal to channel current, $J_{\text{ch}}.$

And, we assume that saturation velocities of electrons and holes are the same.

Then, Eq(4) holds.

The static breakdown voltage for an abrupt pn junction is given by this equation, using the donor density.

We assume this equation is valid for more general cases.

We substitute ρ for the donor: N in Eq.(5).

The breakdown voltage, V_{BD} , is given by Eq.(6).

If we assume J_{ch} is equal to $J_{total}/2$, V_{BD} does not depends on current density J_{total} .

This means that Forward SOA can be very large, almost infinite in such IGBTs.

In general, It is true that FBSOA of IGBT is usually very large, because electron current is distributed uniformly by the MOS channel.

A typical example is the case of the load short-circuit.



This shows an example of short-circuit SOA of 600A IGBT.

Short-circuit SOA is a special case of Forward biased SOA.

If the pulse width is as small as 10us, very large SOA is assured.



Usually, square SOA is assured for RBSOA.

RBSOA is smaller than short-circuited SOA.

The reason is given in the following.



We assume that the channel electron current stops in the early stage of turn-off.

In the depletion layer, all of the current is carried by holes.

The space charge is given by Eq.(1).

Thus, the breakdown voltage by impact-ionization is given by Eq.(2).

As there is no contribution of channel electron current, the electrical RBSOA, is smaller than that of FBSOA.



In deriving RBSOA, we neglect the channel electron current.

However, if we use a large gate resistance, it is possible to keep the channel current even after the collector voltage recovers.

This figure shows the example.

When the gate resistance is as small as 1Ω , channel current stops before collector voltage recovers.

When we increase the gate resistance up to 10Ω , then the channel electron current occupies 50% of the total current.

Then, the total amount of impact ionization occurring inside the device decreases drastically and expands SOA.

It should be noted, however, that the total power loss increases since the turn-off time increases.


This expanded SOA is often observed in the turn-off transients of IGBTs.

This figure shows the turn-off waveforms of IGBTs in 1985.

The observed current-voltage locus exceeded the predicted dynamic avalanche limit of RBSOA.



This figure shows actual device destruction points as a function of current and voltage.

Device failure does not occur even if the current voltage locus exceeds the RBSOA limit or the dynamic avalanche limit.

The actual failure occurs well above the avalanche limit.



Next, I will introduce MOSFET-mode IGBT.



First, we introduce the concept of anode efficiency.

The anode efficiency is defined as hole current over the total current at the n-base n-buffer junction.

Anode efficiency can be expressed as the product of pemitter injection efficiency γ_{PE} and transport factor in the nbuffer α_T .

MOSFET-mode operation is defined in such a way that the anode efficiency γ is less than γ_{MOS} , which is equal to:

 $\mu_{\rm p}/(\mu_{\rm n} + \mu_{\rm n}).$

In the MOSFET-mode operation, most of the current flows by electrons. More than 75% of total current flows by electrons even in the collector. Thus, the collector p-layer works as more like electron absorber rather than hole emitter.



In the MOSFET-mode operation, the channel electron current occupies more than 75% of the total current.

The channel electron current can be turned-off directly by the gate, high switching speed is achieved.

The left hand side figure shows the turn-off waveforms. The switching speed of MOSFET-mode IGBT is very fast and tail current is small.

The right hand figure shows the carrier distributions for the time step t1 and t2. A large amount of carriers are stored on the emitter side at the initial time step.

The most of the carriers are removed at the time step t2 before the fall time. Thus, the tail current is small.



Another interesting characteristics for the MOSFET-mode operation is the waveforms of sustaining operation.

Sustaining waveforms of MOSFET-mode IGBTs are very similar to those of MOSFET.

In conventional IGBTs, the self-clamped voltage value increases as the drain current decreases.

On the contrary, the self-clamped voltage decreases as the drain current decreases in the MOSFET-mode operation.



This figure shows the region of the MOSFET-mode operation.

 γ_{MOS} value depends on the electric field.

This is because the mobility $\boldsymbol{\mu}$ is a function of the electric field.

If an IGBT operates at point A, it may goes into MOSFETmode as VCE increases because the electric field inside the device increases.



This slide illustrates the carrier density distribution in the MOSFET-mode operation.

The carrier density simply decreases from the emitter to the n-buffer in the MOSFET-mode IGBTs.

The carrier distribution is similar to that of injection enhanced IGBTs.

Actually, IE effect is required to achieve low on-state voltage in MOSFET-mode operation.



We analyze short-circuit SOA of MOSFET-mode IGBT.

We assume MOSFET-mode IGBT is short-circuited and high electric field appears in the entire n-base

First, we obtain space charge density, ρ , and critical current J_{cri} .

Anode efficiency, γ , is defined as the ratio of the hole current over the total current at the n-base and n-buffer junction.

The electron and hole density in high field region is given by this equation, using the saturation velocities, v_e and v_h .

 ρ is given by the Eq.: ρ = N_D + p + n....

In MOSFET-mode operation, from the definition of MOSFET-mode, the second term of Eq.(1) is negative



We can define critical current density, J_{cri} , by setting Eq.(1)=0 and solve for J.

When J = J_{cri} , the space charge, ρ , is zero and the electric field is uniform in the n-base.

When J exceeds Jcri, the space charge, ρ , becomes negative, a high electric field appears in the N-base-N-buffer junction.



The left figure shows the simulated electric field distribution of 1200V MOSFET-mode IGBTs when 600V V_{CE} is applied.

The electric field is almost flat when the current density is 360A/cm².

The electric field at the N-base-N-buffer junction monotonically increases as the current density increases.

The electric field distribution can be analytically calculated, using a simple diode model of Fig.(2).

The point is that the impurity concentration of the high resistance layer is given by Eq.(1).



This slide summarizes the diode model.

When the current density $J < J_{cri}$, n-base charge, ρ , is positive and the device operation is normal.

When $J = J_{cri}$, the n-base charge becomes zero and the electric field is flat. The device breakdown voltage takes the highest value.

When $J > J_{cri}$, the n-base space charge become negative and the effective junction become the n-base n-buffer junction.

As the current density further increases, the peak electric field at the N-base N-buffer junction increases monotonically, and the device breakdown will take place.



This figure compares the TCAD results and the analytical diode model.

The agreement between the two models is quite satisfactory, if we consider the simplicity of the model.

Analytical model can be used to predict the safe operating area of MOSFET-mode IGBTs.



SOA can be predicted by the diode model.

This figure shows the calculated safe operating area.

The breakdown voltage of the diode is plotted as a function of current density.

This relation can be regarded as SOA.

As anode efficiency γ decreases, allowable maximum current decreases.

Theoretically, maximum current becomes infinite, when γ is equal to 0.43.

The broken line shows the typical SOA of conventional PT-IGBTs.



This figure compares theory and experiments.

The maximum current density decreases as γ decreases.

The same tendency was confirmed by experiments.

This is one of the direct verification of the present theory.

Destruction mechanism of MOSFET-mode IGBTs



It was experimentally observed that short-circuit capability is deteriorated in MOSFET-mode IGBTs.

I'll shows the more detailed analysis, using large scale TCAD simulations.

Half cell IGBT and 8-cell IGBT are simulated and compared. In 8 cell IGBT, doping profiles and the MOS channel structures are completely homogeneous.

The N-base thickness is 120um. The lateral device size of 8 cell IGBT is 160um.

The P-collector and the N-buffer are set such that the γ is less than 0.27 at the rated current density to realize MOSFET-Mode operation.

Device simulation is performed with taking into account self-heating. The thermal resistance of 0.3K/W is set between the anode electrode and the heat-sink.

The heat-sink temperature is set at 300K.



This figure compares the 600V 10us short-circuit waveforms between 8 cell IGBT and a half cell IGBT when VG=15V.

In the 8 cell, the maximum temperature more rapidly increases, compared with the result of a half cell IGBT.

This is caused by current filament.



This figure shows electron current density distributions of the 8-cell structure for the time steps 0.5us, 0.6us and 0.7us when V_G =15V.

Current filament appears in 0.6us in spite of homogeneous channel and anode structure.



This figure shows the electron current density distributions for every micro seconds.

It is seen that the current density exceeds 20,000A/cm² in the center of current filament.



It was found that current filament appears suddenly when the gate voltage exceeds a certain value.

In this case, the current filament appears when the gate voltage exceeds 20V.

The maximum temperature rises linearly when V_G =20V. However, the maximum temperature begins to increase more rapidly when V_G =21.

This happens because current filament appears.

We shows why current filament appears in the next slide.



We show why current filament appears in short-circuit simulation, using this chart.

The chart shows the relation between the collector current density and the maximum impact ionization rate inside the device.

In short-circuit simulation of MOSFET-mode IGBTs, as the collector current increases, impact ionization at the N-base N-buffer junction increases. The locus of IGBT in the simulation, usually traces the black line.



We found that stable states of current filaments (red line) exist beyond point X. Below point X, there is no state of filament, thus, current flow uniformly

If the locus of IGBT crosses point X, current filament appears, because there exist stable states of current filament, the locus of IGBT moves horizontally from A to B.

If the current filament appears, the current density increases enormously within the current filament. The impact ionization rate within the current filament increases very much, although the device collector current does not change very much.

Thus, the system locus moves horizontally, from A to B, when a current filament appears.



This shows actual locus when short-circuit simulations are performed.

The vertical axis shows current density.

The horizontal axis shows the maximum impact ionization rate inside the device.

The solid lines show the locus, which IGBT traces when we execute the short-circuit simulations.

For example, when we switch-on the IGBT without any loads and raises the gate voltage to 17V, the locus of IGBT traces the pink line.

If the locus exceeds critical current density or critical impact ionization rate of the point X, current filament appears and device failure occurs.

Critical current density or critical impact ionization rate is defined at point X



This figure shows the critical impact ionization rate.

If the impact ionization rate exceeds this critical value, current filaments appear.



This figure compares the simulation and experiment.

The red line shows the critical current density as a function of collector-emitter voltage.

When the collector current density exceeds the critical current density, current filament appears.

Once the current filament appears, device destruction immediately occurs.

So the critical current density can be regarded as the destruction current density.

The black line shows the experimental results of the measured destruction current as a function of collector voltage.

The two lines well agree with each other.



In the previous simulations, we used a two dimensional simulator.

In two dimensional simulators, we solve device equations in only x and y coordinates. So, everything in z-direction is the same and homogeneous.

In two dimensional simulator, a current filament occurs in a line, as shown in the left figure.

But, in actual cases, current filament occurs three dimensionally, or in a point, as is shown in the figure on the right hand side.

In order to exactly investigate current filament, 3Dsimulations are performed.

On the right hand side, I shows the 3-d device structure, we used for 3-d simulation.

The structure of the device is the same as 2-d case.

The depth of the device is assumed to be 80um.

This is the typical meshes we used in the simulations.



This figure compares Two and Three Dimensional Simulations

The red line shows the 3-D results.

And the black lines shows the 2-D cases.

Current filamentation occurs in 3-dimensionally, and the maximum temperature increases quite rapidly in the 3-D calculations.

The temperature reaches the silicon melting temperature of 1687K in only 1.4 usec after the current filament appears.

This suggests that the device destruction will occur approximately in 1.5usec. once a current filament appears.



This figure shows the electron current density distribution of the 3D structure for t=2.0us.

It is seen that current filaments appear on the edges of the structure.

In two dimensional simulations, current distribution is in mirror symmetry.

The symmetry axis is a line crossing the center of the device.

However, in 3-d cases, there is no any exact symmetry.

It seems, in 3-d cases, that current concentration occurs rather irregularly and randomly.





This figure shows typical anode efficiency of an FS-IGBT as function of $V_{\rm CE}.$

The anode efficiency in low voltage range is 0.26.

In high voltage region, the anode efficiency is still less than 0.4.

This means that FS-IGBT operates in MOSFET-mode at least in high voltage region.

So, it is very important to avoid current filament formation in short-circuit operation.



This figure shows three typical N-buffers: (A) conventional N-buffer, (B) low dose shallow N-buffer, and (C) low concentration deep N-buffer.

Conventional N-buffer (A) has high impurity concentration and wide n-buffer.

On the other hand, the total dose of N-buffer B and C is relatively small.

FS-IGBTs use B or C type of N-buffer layers.

In FS-IGBTs, it is very important to avoid the formation of current filaments in load short-circuit operation.



This figure compares high current high voltage characteristics of three IGBTs, which have the three different N-buffers, A, B, and C.

The conventional N-Buffer realizes very good electrical characteristics in high voltage region.

The collector current dose not depend on the collector voltage, and the collector current is almost the same even if the collector voltage is increased.

On the other hand, if the low dose N-buffer is adopted, hole current increases as the collector voltage increases.

This is because the current gain of the PNP transistor increases as the collector voltage increases.



This figure shows the anode efficiency as a function of $V_{\mbox{\scriptsize CE}}.$

In low dose N-buffer, anode efficiency increases as the applied voltage increases.

The definition of the anode efficiency is the ratio of hole current over total current at the N-base N-buffer junction.

The anode efficiency coincide with the PNP transistor gain when the whole N-base is depleted.

The increase in anode efficiency is the reason why the collector current increases as the V_{CE} increases.



This figure shows the electric field distribution when V_{CE} is 800V.

High electric field appears at the N-base-N-buffer junction in IGBTs if a conventional N-buffer is adopted.

However, a high electric field at the N-base N-buffer junction does not appear in FS-IGBTs if low dose N-buffers are adopted.

This is good to alleviate the risk to cause the current filament in short-circuit operation.

This is one of the reasons why we use low dose N-buffers in FS-IGBTs.



In this section, I talk about how to increase latch-up current density when one execute actual IGBT design.


The ideas to suppress latch-up in IGBTs are:

(1) Decrease P-base resistance under the N-emitter

(2) Suppress the local hole current crowding into a small number of cells.



Shallow P⁺ diffusion is very important technology to reduce the p-base resistance under the N⁺ source.

People tend to use a deep P+ diffusion to reduce the pbase resistance, as shown in the figure on the right hand side.

However, a deep P^+ diffusion has to have a wide side diffusion, which is the only portion that can diffuse under the N^+ source without increasing the threshold.

Impurity concentration of the side diffusion is low and thus, cannot decrease the p-base resistance effectively.

On the contrary, the shallow P^+ diffusion has a narrow side diffusion region, and thus, the P^+ shallow diffusion can sufficiently overlap with N^+ emitter, and thus, effectively reduce the p-base resistance under the N^+ layer.



In executing IGBT design, it is important to consider the following conditions:

[1] In severe turn-off case, all of the current flows by holes.

[2] In the turn-off, hole current is created by depletion layer uniformly inside the device

because carriers are stored broadly inside the device.

The figure on the left shows turn-off waveforms, when the gate resistance is very small. The channel electron current stops in the early stage of the turn-off. So, all of the current is carried by holes in the turn-off. In the p-base, it should be assumed that most of the current flows under the N⁺ source.

Another point is, in the turn off transient, most of the current is created by the depletion layer expansion.

The stored carriers exist almost anywhere inside the device. Thus, the hole current flows almost uniformly when V_{CE} is recovering.

We need to consider these facts to design the devices.



Now, we consider square IGBT cells.

This slide shows the top view of square cell IGBT.

This is N+ source, P+ contact, and this white region is gate poly-silicon.

In the turn-off transient, hole current flows from p+ collector toward the gate poly-silicon,

And then, flows into the P-base.

We pay attention to this portion.

The hole current flowing up toward this portion flows into this particular corner.

So, hole current concentrates into this corner, and latchup may occur in this corner.

If there is convex corner in the cell geometry, it is dangerous.



If you want to use square cells, it is better to eliminate N+ source in the corners and make P+ diffusion in the corner.



Stripe source gate pattern is good.

But, we need to adequately treat the ends of the stripe cell.

There is a convex corner.

We can make P+ diffusion in the corner to eliminate the danger.



The frequently used technique in IGBT cell design is to connect the ends of the stripe cells, using P-type diffusion layers.

There are concave corners, but, the concave corners have no problem.



This figure compares stripe cell and square cell.

Vertical axis shows latch-up current and horizontal axis shows collector emitter voltage.

If we adopt square cell and when we increase the gate width L_G , V_{CE} decreases but, the latch–up current rapidly decreases.

On the other hand, for stripe cells, latch-up current is always larger than that of square cell.

If we adopt stripe cells, we can increase the gate width in order to decrease V_{CE} without significantly deteriorating latch-up current.



Now, I interpret the idea of hole bypass.

Hole bypass is the technique to increase latch-up current and simultaneously decreases the saturation current.

Thus, this is good to realize non-latch-up IGBTs.

This figure shows the structure.

The N⁺ emitter layer is periodically eliminated to reduce the saturation current.

The region where N⁺ layer is eliminated is called "bypass". In the bypass, the shallow P⁺ layer is extended to the channel region to reduce the p-base resistance.

The bypass creates a low resistance path from the Nbase to the emitter electrode. The bypass effectively reduces the p-base resistance and increases latch-up current.



The last thing I would like to mention is the gate structure.

This is one way to realize the structure of the gate bonding pad.

The P+ layer under the bonding pad is electrically floating.

Thus, the hole current flowing toward the bonding pad flows into the nearest IGBT cell.

So, the current concentrates into this particular cell, which is located nearest to the bonding pad.



This slide a good gate structure.

p+ layer under the bonding pad has its ohmic contact to the emitter electrode.

Thus, we can avoid the current concentration.





1. Fundamentals of power MOSFETs

2. Recent topics in low voltage power MOSFETs

3. High Speed Power MOSFET

- Ideal switching in power MOSFET

4. Super Junction MOSFET

2





This is typical structure of Double Diffusion MOSFET.

It's called DMOS for abbreviation.

I talked about IGBT, so far.

MOSFET is more basic device, compared with IGBTs.

IGBT uses P⁺ substrate.

MOSFET uses N⁺ substrate.

Only electrons conduct current.

MOSFET is majority carrier device.

So, high speed switching is basically realized.

This is N⁺ source, P-base, high resistance drain and N⁺ drain.

If we apply a positive bias to the gate, the surface of the pbase is inverted, and a channel layer is formed

Electrons are injected from the channel into the high resistance drain, and current flows.



High voltage power MOSFET withstand a high voltage such as 100V, 500V or more.

NMOS withstand only several volts.

Distinguishing feature of power MOSFET is that the depletion layer expands in the high resistance drain layer.

In low voltage NMOS, the depletion layer expand in the channel region. The channel plays two roles. One is switching the current. The other is to withstand the applied voltage.

In DMOSFET, these two roles are assigned to two different layers, the channel and the drain.

Using high resistance n⁻ drain layer, a high voltage capability can be achieved in DMOS.



Here, I interpret the concept of diffusion self alignment. DMOS uses this technology to form the channel region.

First, form 100nm silicon dioxide, and deposit 500nm poly silicon layer.



Then, remove poly silicon layer where we make p-base and n-source diffusion layer.

Then, introduce boron by ion implantation.

Boron is introduced into silicon layer, where poly-silicon layer is removed.

Boron is blocked where poly-silicon layer exist.

Then, by thermal annealing, boron diffusion layer are formed.

Borons, trapped inside the poly silicon, stays inside the polysilicon layer, because silicon dioxide blocks the boron diffusion.

Then, again we execute phosphorous ion implantation.

Phosphorous atoms are introduced in silicon where diffusion layer will be formed.

After thermal treatment, shallow n+ layer is formed.

Again, phosphorous atoms, trapped inside the poly, stays inside the poly.

Finally, we have channel region under the silicon dioxide layer.

The channel is formed by the difference of the diffusion layer depth.

Thus, short-channel is easily formed because the fine tuning the diffusion depth is relatively easy.

In early '80s DMOSFETs were developed successfully thanks to this tecnology.



This figure shows the history of power MOSFETs.

In 1970, DSA technology were developed.

In 1970, lateral high voltage MOSFETs were developed.

Lateral high resistance drain layer is used to sustain high voltage.



In 1974, vertical power MOSFET using V-groove was developed and commercialized.

V-grooves are easily fabricated by using anisotropic etching.

The channel is formed along the V-groove.

The disadvantage of this structure is the sharp edge of the V-groove.

A high electric field appears in the sharp edge,

And, thus, a high breakdown voltage is difficult to achieve in V-groove MOSFETs.



DMOS power MOSFET was developed in 1977.

DMOS became the major technology of power MOSFET.

The disadvantage of the V-groove was successfully overcome.



In 1985, first trench MOSFET was developed.



This slide shows the history of improvement in MOSFET onresistance.

The improvement was extensively done in the 1980s.

In 1990, the MOSFET on-resistance approached the silicon limit by using trench gate MOSFETs.



MOSFET on-resistance consists of many components.

These are the resistance of N⁺ source layer, the channel resistance, accumulation layer resistance, JFET resistance, epi-layer resistance and substrate resistance.

N⁺ source layer resistance and the substrate resistance are relatively small compared with the other resistances especially in high voltage MOSFETs.



Accumulation layer is formed in the surface of n- layer Electrons are injected from the accumulation layer if it exists.



The channel electrical characteristics is very important to determine the power MOSFET characteristics.

In power MOSFETs, channel length is relatively long to sustain a high voltage, theory of long channel is useful to describe power MOSFET electrical characteristics.

In this slide, I show familiar expressions of current voltage relation for the linear region and the saturation region.



This chart shows the percentages of channel resistance and epi-layer resistance in the total MOSFET resistance.

Channel resistance occupies a large fraction of total resistance in low voltage MOSFETs, especially less than 60V. Trench MOSFET is utilized in low voltage MOSFETs.

The channel resistance in high voltage MOSFET over 500V only occupies a small fraction of the total resistance. So, planar MOSFET technology is still frequently used in high voltage power MOSFETs.

The epitaxial layer resistance occupies most of the MOSFET resistance in high voltage MOSFETs.

So, high voltage MOSFET on-resistance faces silicon material limitation.

This is why super junction technology was introduced in high voltage MOSFETs.



In the 1990s, great efforts were done to reduce MOSFET on-resistance, especially in low voltage MOSFETs.

It was found that introducing finer design does not necessarily reduce MOSFET on-resistance.

Finer design can decrease the channel on-resistance by reducing the cell pitch.

However, if the poly-silicon gate width is excessively reduced, JFET resistance increases and the total onresistance also increases.

There is a trade-off between the JFET resistance and the channel resistance.

Thus, there is a limitation in attainable on-resistance as far as the planar MOSFET technology is concerned.



In the 1990s, trench technology was introduced to breakthrough the situation.

This figure compares planar and trench technology.

In the trench MOSFET, trenches are formed, penetrating the n⁺-source and the p-base layers and reaching the high resistance n-layer.

Inversion layers are formed on the surface of the pbase along the trench side walls.

There is no JFET in the current path.

Thus, reducing the trench to trench distance simply reduces the on-resistance.

The on-resistance of the low voltage MOSFETs was further reduced in the 1990s by introducing the trench technology.



Power MOSFETs consists of number of small MOSFET transistors.

In the past, MOSFET on-resistance is continually reduced by introducing finer design rule from CMOS technology.

Miniaturizing the unit MOSFET and paralleling a large number of unit transistors is the way to reduce the MOSFET on-resistance.

This figure shows number of transistors, integrated in a unit area, as a function of year.

The figure also compares the power MOS technology with the DRAM technology.

In the 80s and early 90s, power MOSFETs were fabricated by planar technology.

After 1994, trench technology was introduced.

Increase rate in the number of transistors integrated in the unit area of power MOSFETs is almost the same as that of DRAM.

The number of cells exceeded 100M/square-inch in 1999.



This figure shows evolution of 60V MOSFET.

The on-resistance drastically decreased to 3.5% of that of the first MOSFET product in 1982.

The chip size was also decreased to just 4% of the first chip.

The year 1999 was a kind of turning point in the MOSFET technology.



This figure shows the trend of Voltage regulator module for micro-processor.

The year 1999 is a special year.

After 1999, the CPU required a larger current than ever before and CPU operating voltage reduces below 2V.

The required current exceeded 100A, and the CPU operating voltage approached 1V in 2004.

Requirement for DCDC converter became stringent and High frequency switching DCDC converters are necessary to meet the rapid current change of the load.

The required output capacitance of DCDC converters increased rapidly after 1999.

Requirements for power MOSFETs became also severe.

Higher switching speed capability and lower on-resistance were simultaneously required.

The year 1999 is a turning point in the design of power MOSFET.



In this slide, I show typical switching waveforms under inductive load and the definition of Qgd.

The gate voltage initially simply decreases to $V_{GS}(on)$. After that, the drain voltage rapidly increases in order to keep the drain current at the same value.

This period is called as "mirror period."

In the mirror period, the gate voltage is also kept constant. The gate charge is always extracted from the gate even in the mirror period.

The gate charge, extracted in the mirror period, is defined as Qgd.

After the drain voltage exceeds the external voltage source, the free wheeling diode is forward biased and clamp the drain voltage.

When the drain voltage is clamped, the gate voltage start to decrease, and the drain current also decreases.

When the gate voltage goes below the threshold voltage, the drain current becomes zero.



This figure shows step down buck converter.

Synchronous buck converter is used in Voltage Regulator Modules to increase efficiency, because the diode voltage drop cannot be ignored.

There are two MOSFETs. One exists at high voltage side, and is called high-side MOSFET or control MOSFET, which actually switches the current.

The other is located at low voltage side, is called low side MOSFET, or synchronous MOSFET, that rectifies current.

FOM was newly introduced to evaluate the performance of power MOSFETs for the DCDC converter.


I'll introduce Figure of merit for power MOSFETs.

This shows the approximate power losses, generated in the two power MOSFETs.

The first term is conduction loss.

2nd is switching loss.

3rd is gate loss.

The forth is center junction capacitance loss.

The first two terms are the major losses.

In order to reduce both losses simultaneously, the product of RonQgd has to be reduced.

Thus, the figure of merit for high-side MOSFETs is $R_{on}Q_{ad}$.

Anologously, figure of merit for low side MOSFETs is RonA.



After 1999, the RonQgd value of high speed MOSFET has been continuously decreased.

The value of RonQgd decreased below $20m\Omega nC$, that is only $1/6^{th}$ of the value in 1999.



In order to reduce RonQgd value, both the on-resistance and the gate-drain capacitance should be reduced.

This figure show the trade-off curve between C_{GD} and onresistance for a series of MOSFET generations.

From generation to generation the trade-off is improved.



This figure briefly interprets the operation of DCDC converter.

First, high-side switch is switched-on and the current flows from Vin to the load through inductance L.

Energy is stored in L in this period.

Then, the high side MOSFET is turned-off before turning-on the low side MOSFET. The inductance still conducts current, and the current flows into the load through SBD. This period is called "dead time."

Then, the low-side MOSFET is turned-on in order to reduce the power loss of the SBD. As the on-resistance of the MOSFET is very low, the voltage drop of the MOSFET is significantly low, compared with that of SBD.

Then, low-side MOSFET is turned-off in advance in order to turn-on the high-side MOSFET.

For security reason, there is a time lag between switching-off the low-side MOSFET and turning-on the high-side MOSFET. This time lag is called dead-time.

In the dead-time period, the current flows through the SBD.

And, then, the high-side MOSFET is again turned-on and the state returns to the initial state.



This figure shows major power losses in DCDC converter.

For high-side MOSFET, major loss is high-side MOSFET turn-on loss, conduction loss, and turn-off loss.

For low-side MOSFET, conduction loss is the major loss.

For diode, two dead time losses.

Extra loss, I should mention, is self turn-on loss in low side MOSFET.

The low-side MOSFET unintentionally turns-on for a short time period, when high-side MOSFET is turnedon.

This occurs, because a large dV/dt is imposed to the low-side MOSFET.

We will discuss this problem in detail, later.



This shows distribution of power loss in DCDC converter.

In a low current level, major losses are turn-on loss of highside MOSFET and self turn-on loss.

As current increases, the conduction loss of low-side MOSFET and the turn-off loss of the high-side MOSFET increases.

For large current level, all the components of power loss increases.

Major losses are switching power losses of high-side MOSFET and the conduction loss of low-side MOSFET



It is very important to reduce the gate drain capacitance Because Q_{qd} determines switching speed.

The gate drain capacitance depends on the penetration depth of the trench, L, and the width of the trench, W.

It is important to precisely control the depth and the width of the trenches.



Various measures are proposed to reduce the gate drain capacitance.

One method is to thicken the bottom oxide of the trenches. This reduces Cgd without increasing Ron.



Finer design is very good to improve the device performance.

However, simple reduction of the size of the devices improves on-resistance but increases the gate drain capacitance.

This does not results in the reduction in RonQgd.

We have to keep in mind that the simultaneous reduction in the gate penetration depth and also the reduction in the width of the gate are required.



Recently, Super junction structure and split gate structure are frequently used for high speed MOSFETs.

SJ simply reduces Ron.

Regarding the split gate structure, the gate ploy-silicon is divided into two portions. This poly-silicon is used as gate, the other is electrically connected to the emitter and works as field plates. The epi-layer resistance can be decreased because of the field plate. Thus, the on-resistance can be decreased. The trench bottom capacitance works as gate source capacitance instead of gate drain capacitance.

The split gate structure is effective for reducing onresistance and simultaneously reducing the gate drain capacitance.



It was found that Lateral MOSFET structure is especially effective for reducing RonQgd.

The surface drain N⁺ layer is electrically connected to the backside N⁺ substrate to make vertical device.

The Cgd is very low in lateral MOSFETs.

In the figure on the right-hand side, trade-off between Qgd and Ron is compared among various devices.

It is reported that lateral MOSFETs have the lowest RonQgd value and even better than GaN.





When the high side MOSFET is in the off-state, the current flows in the diode and the carriers are stored in the diode.

Then, the high-side MOSFET turns on.

The diode is reverse biased and the power loss occurs in the diodes.

When the voltage is applied across the diode,

the capacitance of the center junction of the low side MOSFET is then charged.

So, the power loss depends on the reverse recovery charge of the diode, Q**rr**, and the charge of the low side MOSFET center junction, Q_{ds} .

In addition, if self turn-on of the low side MOSFET occurs, additional power loss occurs.



This shows the calculated waveforms of the self turn on of the low side MOSFET.

Turn-on of the high side MOSFET causes the reverse recovery of the body diode of the low side MOSFET.

The reverse current of the body diode is shown by the red line.

As the body diode is recovered, the voltage is applied across the low side MOSFET.

This is shown by the dark blue line, Vds.

The large dV/dt of the drain voltage induces dV/dt current through the drain-gate capacitance,

and charges the gate capacitance.

This increases gate voltage, and when the gate voltage exceeds the threshold voltage, the self turn-on occurs.

The gate voltage shown by blue line, exceeds the threshold, and the channel current flows in the low side MOSFET.

This is shown by the green line.



I talk about the method to prevent self-turn-on.

This figure shows the dV/dt current path, flowing through Cgd.

The displacement current is expressed by Eq.(1).

The current charges the gate-source capacitance.

Thus, the gate voltage is expressed by Eq.(2).

Gate voltage depends on the ratio of Cgd/Cgs.

Thus, MOSFET design for small ratio of Cgd/Cgs is effective to prevent self-turn-on.



This figure shows a typical buck converter.

It is often said that the parasitic inductances in the power stage circuits greatly influence the converter efficiency.

So, we examined the four parasitic inductances, using the circuit simulator.

This figure shows the results.

We found that the inductance of the source bonding wires of the high side MOSFET greatly influences the converter efficiency.

Other parasitic inductances also reduce the converter efficiency.



These figures compare the switching-on waveforms between the source wire inductances of 0.44nH and 1.24nH.

If the source inductance is large, turn-on time simply increases and switching loss also increases.



Why does the turn-on delay occurs?

The black line shows the driver output voltage.

The red line is the actually applied gate-source voltage.

When the MOSFET is turned-on, the drain current rapidly increases, and the large di/dt, induces a large voltage drop in the source wire inductance L_{HS} .

The blue line shows the voltage drop in the source wire inductance.

The actually applied gate voltage is significantly reduced by the voltage drop in the source wire inductance.

This delays the turn-on of the MOSFET.



Multi-chip module was developed in order to increase the efficiency of DCDC converter.

High side and low side MOSFETs and driver IC are integrated in a same package so that the parasitic inductances are minimized.

By using the MCM, converter efficiency can be increased, compared with discrete MOSFETs.

Parasitic inductance values can be optimized by using MCM solution.

This is an example of MCM, called Driver MOS, proposed by Intel.



Recently, the on-resistance of low voltage MOSFET chip has been greatly improved, and the resistance of the package cannot be ignored.

This figure illustrates the distribution of on-resistance of 30V high speed MOSFET.

It is seen that the package resistance of SOP8 occupies 35% of the total resistance.

This is unreasonable.

Many MOSFET manufacturers developed new packages that has reduced package resistance.

This new package reduces the package resistance to 1/3rd of the original value.



The new package introduced new bonding wire called aluminum strap.

This aluminum strap uses flat aluminum ribbons instead of bonding wires, reducing the wire resistance and also the wire inductance.



IR introduced a new package, called directFET, where the MOSFET chip is exposed to air and is directly mounted on PCBs by solder.



Next, I'll talk about power MOSFETs.



From now on, I will investigate the silicon limit maximum efficiency of the synchronous buck converter.

The conditions are 12V input voltage, 1.3V output voltage, and 1MHz switching frequency.



The theoretical limit of the MOSFET switching speed is expressed by this equation: total stored charge in the MOSFET divided by the drain current.



In the conventional switching, the theoretical limit cannot be realized.

This shows the typical switching-off waveforms.

There is a plateau in the gate voltage waveform.

This plateau is so-called mirror period.

In the mirror period, the drain voltage increases and the drain current remains in the same value.

So, a large power dissipation occurs in the mirror period.

This shows the power loss.

First term is conduction loss.

2nd term is switching loss in the mirror period.

The time length is given by Q_{qd}/I_{G} .

This is the major loss.

The last one is the loss due to the main junction capacitance.



If we can supply large gate current, mirror period substantially disappears.

And the switching speed approaches the theoretical limit.

In this case, the power loss is the steady state power loss and the main junction capacitance loss.

Theoretical limit of switching speed is realized in the main junction capacitance loss, because the loss is expressed in this way.

The low impedance gate drive is the key technology to supply a large gate current and to eliminate mirror period in the switching period.



The total power loss is the sum of the conduction loss and main junction capacitance loss. This takes a minimum value, when the two terms are equal to each other, as shown by the inequality equation.

The power loss depends on the value of $R_{on}Q_{str}$. Thus, $R_{on}Q_{str}$ can be the new FOM for the ideal switching case.



This figure compares conventional gate drive and the proposed low impedance gate drive.

Converter efficiency is shown as a function of output current.

In the conventional gate drive, the typical gate circuit impedance is, for example, 3.7Ω .

If the gate circuit resistance is as low as 0.4ohm, we can increase the efficiency by 4%, and the efficiency exceeds 90% even at 30A output current.

These results imply that efficiency in DC-DC converters can be greatly improved by the low impedance gate drive.



This figure shows power loss analysis.

This portion shows the power losses of the low side MOSFET.

And this portion shows the losses of the high side MOSFET.

It is seen that turn-off loss and turn-on loss of the high side MOSFET are greatly reduced when the low impedance gate drive is used.

Now, the remaining major loss is the conduction loss of low side MOSFET.



If we can develop silicon limit MOSFET, the efficiency can be further increased.

The silicon limit on-resistance for 30V MOSFET is $5m\Omega$ mm².

If we can use the silicon limit MOSFET, the efficiency exceeds 95% even for 30A output current at 1MHz.

This is our prediction of silicon limit converter efficiency.



This figure shows power loss distribution.

Now, the conduction loss can be greatly reduced by using the low on-resistance, silicon limit MOSFET.



IR recently anounced that GaN increases power conversion efficiency by 4.5%, compared with Silicon.



For rough estimation, I plotted GaN FET efficiency curve together with our data.

The curve Competitor B coincides with our conventional silicon curve,

And, GaN FET curve coincides with the curve of low impedance gate drive.

Currently available GaN efficiency can be realized by improving silicon device.

Thus, silicon still can compete with currently available GaN FETs.



I'd like to interpret in more detail about new FOM.

Ron relates to voltage drop and Qstr relates to switching speed.

If we multiply R_{on} by J and divide Q_{str} by J, then, we get forward voltage: VF and switching speed: Ts.

NFOM is a measure to compare devices under the condition of same switching speed.

For ideal cases, Qstr and Ron are expressed as follows:

(ϵ : permittivity μ : permeability)



This figure shows New FOM for various devices.

SiC and GaN devices achieves low Ron. However, Qstr is large.

Advantage of SiC & GaN is reduced in terms of New FOM.

For 30V range, conventional silicon MOSFETs are still competing with GaNFETs.

For high voltage region, GaNFETs are better than SJMOSFET.

SiC are definitely better than silicon IGBTs.




Recently, super junction MOSFET is paid much attention, because it achieves lower on-resistance.

This figure compares the conventional MOSFET and the Super Junction MOSFET.

In the Super Junction MOSFET, a number of n and p layer pillars are alternately formed.

N and p pillars are completely depleted and sustains a high voltage.

A low on-resistance can be obtained because the impurity concentration of the pillars is higher than that of the epi layer of conventional MOSFET.



Resurf technology is frequently used in power IC technology.

This is very much related to the present super junction technology.

The structure is shown in this slide for a diode case.

A high resistance n-epi layer is formed on the high resistance p-substrate.

A positive bias is applied between the n+ and the p+ layer.

If the dose of the n-layer is high, a high electric field appears in the surface between n-epi p+ junction. Premature junction breakdown occurs before n-epi layer is completely depleted.

On the other hand, the dose of the n-epi is low, a high electric field appear in the n+ n- junction.

If the dose of the n-epi is adequate, the surface n-epi is completely depleted, and the vertical junction breakdown is realized and, thus, the breakdown voltage is high.

The adequate dose of the junction is give by the equation.



This figure shows the on-resistance of high voltage MOSFET.

epi-layer resistance occupies a large fraction of total resistance.

It is very important to reduce this resistance.

Super junction MOSFET is good to reduce the epi-layer resistance.



This figure shows how depletion layer develops in conventional MOSFET and Super junction MOSFET.

In conventional MOSFET, depletion layer expands vertically as the applied voltage increases.

A high electric field appears at the center junction and the shape of the electric field is triangular.

On the other hand, in super junction MOSFETs, initially, the depletion layer expands horizontally.

As the dose of the P and N pillars are equal, all the pillars are completely depleted by a low voltage.

The averaged impurity doping of the pillars are zero, the applied electric field is uniform.

If a further voltage is applied, the magnitude of the electric field increases uniformly.

Thus, the required length of the pillars are shorter than that of the N-base of the conventional MOSFET.



The on-resistance of conventional MOSFET increases in proportion to the 2.5th power of breadown voltage.

In SJMOSFET, the breakdown voltage can be increased by increasing the length of the pillars.

Thus, the on-resistance increases only linearly with breakdown voltage.



This shows the characteristics of capacitances.

Cgs is small because the chip size is reduced.

Cds is initially large, because area of pn junction Is large. The pillar is initially depleted horizontally, and then vertically, thus Cgd is rapidly decreased.

Cgd is initially large, because the impurity of the N-pillar is large, but is decreased, when the pillar is depleted.





This figure shows typical manufacturing methods of super junction MOSFETs.

First one is called multi-epitaxy.

First, form an epi-layer. And using one mask, implant boron. After that, implant phosphorus, using another mask.

Repeat this process several times.

Finally, execute thermal annealing to activate and diffuse impurities.

Second one is called trench epi.

First, prepare n type sillicon layer.

Make deep trenches.

Then, fill trenches with boron doped silicon, using epitaxy. Finally, make surface planarization using CMP.

Initially, multi-epitaxy was utilized.

However, recently, trench epi is frequently used because impurity compensation occurs in multi-epitaxy, and this reduces the mobility of electrons.

If one try to make SJMOS with narrow pillars, the effect of impurity compensation cannot be neglected.



This figure shows calculated on-resistance as a function of breakdown voltage with pillar width as a parameter.

The device on-resistance reduces significantly as the p and n pillar width become narrow.

However, the on-resistance does mot decrease if the pillar width is less than 500nm.

This is because the p and n pillars are depleted by the junction built-in potential if the pillar width is excessively narrow.



This figure shows the carrier density and the impurity doping concentration when the pillar width is 50nm.

This line is the doping density and this line is the carrier density.

It is shown that the amount of the carrier is only about one fifth of total dose of the impurity.

So, the resistance cannot be decreased.



This figure shows how pillars are depleted when a voltage is applied.

The white region shows the depletion layer and the red and blue portions show the area where the carrier density is more than $1e15 \text{ cm}^{-3}$.

The applied drain voltage is only 30 V when the p and n layers are completely depleted.



This figure shows simulated electric field distribution.

It is necessary to deplete pillars horizontally.

Thus, the electric field at the boundary of the pillars is higher than the other region.

The electric field is almost uniform in the vertical Y-direction.



Now, I introduce a simple analytical model to understand the SJMOS in more detail.

First, we define N_{pillar} as the impurity concentration of pillar, W_{pillar} as the width of pillar.



Lateral electric field is applied to deplete the pillar laterally.

For vertical direction, uniform electric field is applied.

It is assumed that breakdown occurs if the magnitude of electric field exceed the critical field, Ec.



Now, we obtain the breakdown voltage of SJ diode.

We assume that the device is in the edge of breakdown.

Total dose of the pillar, Qdose, is Npillar*Wpillar.

The lateral electric field, ϵEx , to deplete the pillar, is given by q*Npillar*Wpillar.

The magnitude of the electric field must be E_c at the breakdown. Thus, the vertical field is calculated as Eq.(3).

As the electric field is uniform in vertical direction:

The breakdown voltage is given by Ey^*L_{SJ} . as is given by Eq.(4).

On-resistance is easily calculated by assuming that all the pillars were N pillar. Then, the layer were uniformly doped with the doping concentration, Npillar.

And the real Ron is double the calculated resistance.



VB and Ron [Eq.(4) and (5)] are calculated as a function of Q_{dose} under the condition E_C=2.5x10⁵V/cm, t_{SJ}=42um, using the Eq.(4) and (5).

There is a trade-off between breakdown voltage and Ron.

 $\begin{array}{l} \textbf{Obtain optimized } \textbf{R}_{on}\textbf{A} = \frac{2t_{SJ}}{q\mu N_{Pillar}} \qquad \dots \text{Eq.}(5) \\ V_B = t_{SJ} \cdot \sqrt{E_c^2 - E_x^2} \qquad \dots \text{Eq.}(6) \\ E_x = \frac{qN_{Pillar}W_{pillar}}{2c} \qquad \dots \text{Eq.}(7) \end{array} \qquad \textbf{A} \text{Iready derived.} \\ \textbf{Substitute } \textbf{Eq.}(6), (7) \text{ for } t_{SJ}, N_P \text{ in } \textbf{Eq.}(5). \\ \textbf{R}_{on}\textbf{A} = \frac{V_B W_{pillar}}{c\mu E_x \sqrt{E_c^2 - E_x^2}} \qquad \dots \text{Eq.}(8) \\ \textbf{execute } \frac{\partial(\textbf{R}_{on}\textbf{A})}{\partial E_x} = 0 \text{ to obtain optimum } \textbf{E}_{x,opt} : E_{x,opt} = \frac{E_c}{\sqrt{2}} \qquad \dots \text{Eq.}(9) \\ \textbf{substitute } \textbf{Eq.}(9) \text{ for } \textbf{E}_x \text{ in } \textbf{Eq.}(8), we have \\ (\textbf{R}_{on}\textbf{A})_{opt} = \frac{V_B W_{pillar}}{c\mu E_x \sqrt{E_c^2 - E_x^2}} = \frac{2V_B W_{pillar}}{c\mu E_c^2} \qquad \dots \text{Eq.}(10) \\ \textbf{Substitute } \textbf{Eq.}(9) \text{ for } \textbf{E}_x \text{ in } \textbf{Eq.}(6), \\ t_{SJ} = \sqrt{2} \frac{V_B}{E_c} \qquad \dots \text{Eq.}(6), \end{array}$

We showed already that RonA is given by Eq.(5).

Breakdown voltage VB is given by Eq.(6).

Here, Ex is given by Eq.(7).

Now, deleting t_{SJ} and N_P from Eq.(5), using Eq.(6) & (7), RonA is given by Eq.(8).

The optimum Ex is obtained by differentiating Eq.(8) by Ex. Optimum Ex is given by Eq.(9).

Thus, optimum Ron is given by Eq.(10)

 t_{SJ} is given by solving Eq.(6) for t_{SJ} and using Eq.(9).



We have derived this analytical expression, Eq.(10). In this figure, Eq.(10) is plotted (red points) and compared with TCAD results (black points).

The red points show analytical results, and black points show TCAD results.

Although we use very simple analytical model, the results agree very well with TCAD.

For 50nm case, analytical model does not include the depletion due to the built in voltage.

Thus, the results do not agree with TCAD.



In actual cases, there is charge imbalance.

If the impurity concentration, N_D , of N pillar is higher than that of P pillar by R,

Then, the average impurity concentration, ρ , of the drift layer is given by Eq.(12).

The pillar layers behaves like a resistance layer, whose impurity concentration is r, given by eq.(13).



Voltage reduction δV is calculated in the following.

The electric field, $\delta \text{Ey},$ which is created by the charge ρ is given as:

ε(δEy) =qρ t_{SJ} δEy= qρ t_{SJ} /ε

Voltage reduction is given by shaded triangle area $\delta V = (q\rho t_{SJ} / \epsilon)^* t_{SJ} / 2 = q\rho t_{SJ}^2 / (2\epsilon)$

This induces voltage degradation: $q\rho t_{SJ}^2/(2\epsilon)$



These figures shows the breakdown voltage as a function of charge imbalance rate R with total dose of the pillar as a parameter.

As the width of the pillar decreases, voltage degradation becomes large.

In other words, as the pillar width becomes narrow, the onresistance can be reduced, however, the effect of charge imbalance becomes large.

So, the impurity concentration must be more precisely controlled.



Current voltage relation of SJ MOSFET can be derived using conventional junction FET theory.

We need to solve only this small area, because of symmetry.

We assume current density is J_D .

A part of N pillar is depleted because of the voltage drop V(z).

The deletion layer width I(z) is given by the equation (1).

Where $\Phi(\text{fhi})$ is the built-in potential of the junction.

The resistance of the N pillar for the length dz is given by Eq.(3).

The magnitude of the current flowing in this pillar is J_DW_D .

The voltage drop dV is given as Eq.(4).

Inserting Eq.(3) into Eq.(4), Eq.(5) is derived.

Integrating Eq.(5), from z=0 to $z=t_{SJ}$, we obtain the final equation (6).

This is the analytical current-voltage relation.

Vp is the pinch-off voltage.



I-V relation when Qpillar=1.2E12.

Current is pinched off when current density is approximately 400A/cm².

As pillar becomes small, maximum current decreases.

This is because the pinch-off voltage decreases, as the width decreases.

If the pillar width is 2um, on-resistance $12m\Omega$ is obtained.

However, charge imbalance is severe. In order to keep more than 600V, control of charge imbalance should me less than 7% from the previous figure.



I-V relation when Qpillar=2E12.

Current density that is pinched off increases more than 1000A/cm².

The control of charge imbalance becomes severe.

If the pillar width is 4um, the control of charge imbalance should me less than 5%.

If the pillar width is 2um, the control of charge imbalance should me less than 2.5%

Although we use simple analytical model, realizing the onresistance below $10m\Omega cm^2$ is pretty difficult.



This figure shows the measured current voltage curve of super junction MOSFET called "CoolMOS".

I also show current voltage relation of conventional MOSFET for comparison.

In super junction MOSFET, there is another new breakdown called "first breakdown" in the high current density region.

This is not seen in conventional MOSFETs.

Next, we will analyze this mechanism.



This was first analyzed by B.Zhang in 2000.

When a high current flows in the super junction MOSFET and a high voltage drop occurs simultaneously, current flows in the saturated velocity in the N pillar. The negative space charge is created by the electron current flow.

The net negative charge is, thus, given by Eq.(1).

Since the negative charge is created in the N-pillar, the charge balance is not maintained anymore.

And a large impact ionization takes place and the drain current increases.

This is called first breakdown.

If the current density further increases, this finally trigger the action of parasitic npn transistor.

And, finally second breakdown takes place.



There is many issues associated with super junction MOSFETs.

As super junction MOSFETs are fabricated by a large number of pillars, there is a large amount of carriers stored inside the pn junction, formed by pillars.

If super junction MOSFETs is reverse biased, the inner diode is forward biased and the current flows.

And then, when the diode is reverse biased, a large reverse recovery current flows.

This reverse recovery current is very large, because all the pillars are depleted simultaneously.

The reverse current includes the stored excess carriers as well as the charges depleting of all the pillars.

As the current, depleting pn junction, stops abruptly, the reverse recovery characteristics of the inner diode is snappy.

So, super junction MOSFET is not adequate for inverter application.

Recently, a lot of efforts have been done to improve the inner diode.

One of the method is to use lifetime killer.

This figure shows the effect of electron irradiation.

Reverse current can be reduced by using electron irradiation.



From now on, I will talk about pin diode.

Pin diode is very basic and simple structure device.

However, there are lots of useful things for power device design.

Chapter 3 pin diode

- 1. Basics of pin diode
- 2. Analytical and TCAD analysis of 200V high speed pin diode
- 3. Discussions on injection efficiency of bipolar transistor

Appendix

- 1. Basics of Semiconductor
- 2. Basic Device Equations
- 3. Ionization Integral
- 4. Bandgap Narrowing & Fermi Statistics

2



I talk about the electrical characteristics of PN diodes.

The analysis of PN junction diode provide the basics to understand other power devices.



First, I talk about breakdown voltage of PIN diodes.

We assume abrupt pn junction.



We solve Poisson equation for the abrupt P⁺ N⁻ junction:

This is Poisson equation.

Integrate Eq.(1) with respect to x, and the electric field is obtained.

The boundary condition is that the electric field is zero at x=W.

Integrate Eq.(2) again, and then, we get static potential psi(x).

The boundary condition is that Phi =0 at x=0.

When x=W, psi(W) is equal to the applied voltage, V, and, thus, we have Eq.(4).

Solving Eq.(4) for W, we have Eq.(5), where the depletion width, W, is expressed as a function of applied voltage V.

When device breakdown occurs, E at x=0 is equal to the critical electric field, E_c , Eq.(6) holds.

 W_{BD} is the depletion width when the device breakdown occurs.

Deleting W from Eq.(4), using Eq.(6), we have Eq.(7), where V_B is expressed as a function of critical electric field, E_C.

Applying ionization integral to the abrupt junction

We use effective ionization coefficient, α_{eff}

$$\alpha_{eff} = \alpha_n = \alpha_p = 1.8 \times 10^{-35} E^7 \qquad \dots \text{Eq.(8)}$$
$$E(x) = -\frac{\partial \psi}{\partial x} = \frac{qN_D}{\varepsilon} (x - W) \qquad \dots \text{Eq.(2)}$$

Substituting for E in Eq.(8), Ionization integral is given as: W

$$\int \alpha_{eff} dx = \int_{0}^{m} 1.8 \times 10^{-35} \left(\frac{qN_{D}}{\varepsilon} | x - W |\right)^{7} dx = 1 \qquad \dots \text{Eq.(9)}$$

The solution of this equation gives the critical depletion layer width at breakdown

$$\begin{split} W_{BD} &= 2.67 \times 10^{10} N_D^{-7/8} \qquad \dots \text{Eq.(10)} \\ \text{Using Eq.(4), V}_{\text{BD}} \text{ is given by:} \\ V_{BD} &= 5.34 \times 10^{13} N_D^{-3/4} \qquad \dots \text{Eq.(11)} \\ \text{Using Eq.(6), critical electric field at breakdown is:} \\ E_C &= 4010 N_D^{-1/8} \qquad \dots \text{Eq.(12)} \end{split}$$

6




If the resistivity of the i-region is high enough, the depletion layer extend throughout the i-region.

The approximate breakdown voltage can be obtained by calculating the area of the shaded region assuming the maximum electric field is the critical electric field, E_c , given by Eq.(12).

The breakdown voltage depends mostly on the thickness of the i-region, if the resistivity of the i-region is high enough.

I shows the theoretical results from Sze's book.

This is very useful chart in order to confirm the ideal breakdown voltage of the pin diode.

Built-in Potential of PN junction

If p- and n-type silicon make a pn junction there is a potential difference across the junction. The potential difference is called "built-in potential."



$$n = n_i \exp \frac{q}{kT} (\psi - \varphi_n) \qquad \dots \text{Eq.(15)}$$
$$p = n_i \exp \frac{q}{kT} (\varphi_p - \psi) \qquad \dots \text{Eq.(16)}$$

Quasi-Fermi potential is constant throughout the device in thermal equilibrium.

set $\varphi_p = \varphi_n = \varphi_0$, then we have

In N - emitter,
$$n = N_D = n_i \exp \frac{q}{kT} (\psi_1 - \varphi_0)$$

In P - emitter,
$$p = N_A = n_i \exp \frac{q}{kT} (\varphi_0 - \psi_2)$$

Multiply the above two equations :

Built – in Potential =
$$\psi_1 - \psi_2 = \frac{kT}{q} \ln \frac{N_D N_A}{n_i^2}$$

9



First, I'd like to mention basic relations in pn-junction.

The transition region is defined as the region that the potential is changing from the value of the P- or N-regions.

Within the transition region of the pn-junction, the two quasi-Fermi potentials are assumed to be constant and are equal to the values at the edges of the N- or P-regions, $x_p x_n$.

Inside the N-emitter or the P-emitter, the quasi-Fermi potentials of the majority carriers are constant and is equal to the voltage of the ohmic contact.

Thus, the equation (17) holds.

The product of the carrier densities n and p within the transition region of the junction $[x_p, x_n]$ is given by the Eq.(18). The product in the thermal equilibrium is given by Eq.(19). Using Eq.(19), the value n_p is expressed by the product of the thermal equilibrium value n_{p0} and the factor $\exp(qV_{app}/kT)$.



I will talk about the minority carrier current in the P-emitter.

N⁺P junction is forward biased and electrons are injected into the P-emitter.

We assume low injection level .

And, thus, $n << N_A = p$.

The electron continuity equation is given by Eq.(20).

As electrons flow by diffusion, Equation (20) reduces to Eq.(21).

In the Eq., the subscript, p means that the variable is associated with the P-emitter.

In the steady state, the derivatives with respect to time is zero.

Thus, the equation we solve is Eq.(22).

The solution is given by Eq.(25), based on the boundary conditions: Eqs.(23) and (24).

Electron current flows by diffusion at the junction edge x=0, and is given by Eq.(26).

$$J_n = q D_n \frac{\partial n_p}{\partial x} \bigg|_{x=0} \qquad \dots \text{Eq.(26)}$$

Substituting Eq.(25) for n_p in Eq.(26), the electron current at the junction x=0, is given by

$$J_{n} = -\frac{qD_{n}n_{p0}(\exp(\frac{qV_{ap}}{kT}) - 1)}{L_{n}\tanh(\frac{W}{L_{n}})} \qquad \dots \text{Eq.(27)}$$
$$\left[\sinh(x) = \frac{e^{x} - e^{-x}}{2}, \cosh(x) = \frac{e^{x} + e^{-x}}{2}, \tanh(x) = \frac{e^{x} - e^{-x}}{e^{x} + e^{-x}}\right]$$

Substituting Eq.(25) into Eq.(26), the electron diffusion current at the junction x=0, is given by Eq.(27).

12

Thick p-emitter case: W/L_n>>1
Considering W/L_n>>1, Eq.(25) reduces to Eq.(28).

$$n_{p} = n_{p0} + n_{p0} \left(\exp\left(\frac{qV_{ap}}{kT}\right) - 1 \right) \exp\left(-\frac{x}{L_{n}}\right) \dots \text{Eq.(28)}$$

$$J_{n} = qD_{n} \frac{\partial n_{p}}{\partial x} \Big|_{x=0} = -\frac{qD_{n}n_{p0}}{L_{n}} \left(\exp\left(\frac{qV_{ap}}{kT}\right) - 1 \right) \dots \text{Eq.(29)}$$
Eq.(29) is expressed by Eq.(30).

$$J_{n} = -J_{ns} \left(\exp\left(\frac{qV_{ap}}{kT}\right) - 1 \right) \dots \text{Eq.(30)}$$

$$J_{ns} = \frac{qD_{n}n_{p0}}{L_{n}} = q \frac{n_{i}^{2}D_{n}}{N_{A}L_{n}} \dots \text{Eq.(31)}$$
•We derive another useful Eq.(33). By setting x=0 in Eq.(28), we have

$$n_{p}(x=0) = n_{p0} \exp\left(\frac{qV_{ap}}{kT}\right) \dots \text{Eq.(32)}$$
Using Eq.(32), Eq.(29) reduces to

$$J_{n} = -\frac{qD_{n}}{L_{n}} (n_{p}(0) - n_{p0}) \approx -\frac{qD_{n}n_{p}(0)}{L_{n}} \dots \text{Eq.(33)}$$

When the P-emitter is very thick, we can assume W/Ln>>1. Then, Eq.(25) reduces to Eq.(28).

The electron diffusion current is given by Eq.(29).

The electron current is also expressed by simple equations (29) and (30).

Next, we derive another useful expression.

We will use this expression, afterwards.

At x=0, n_p (n sub p) is given as Eq.(32).

Then, Eq.(29) is expressed also by Eq.(33), neglecting the 2^{nd} term.



Analogously, the hole current density in the N+ emitter is given by Eq.(34) and (35).

Final total current density of the pn junction is given by Eq.(36).

This is what we call ideal I-V relation of junction diode.



Now, we treat the other extreme case of very thin P-emitter.

We can assume that the width, W, is far less than the diffusion length, Ln.

Electron density is now given by Eq.(38) in stead of Eq.(25).

The electron current density is given by Eq.(39).

The current is now in proportion to the inverse of the width of the emitter.

In other words, we can say that the current is inversely proportion to the dose of the emitter.

In the thin emitter case, we again derive another current equation.

The electron density at the junction, $n_p(x=0)$ is given by Eq.(40).

The electron current Jn can now be written by Eq.(41), using $n_p(x=0)$.

Here, we use W in place of diffusion length Ln.



Next, we treat high voltage pin diodes.

Pin diode is simple, but still have many issues to solve.



We derive basic equation, which is valid in high injection level.

In high injection condition, n = p >> ni can be assumed.

Delete ψ by executing Eq.(42)^{*} μ_p - Eq.(43)^{*} μ_n .

Then, make derivative with respect to x, we get Eq.(46), which is shown in the next slide.





General solution of Eq.(46) is given by Eq.(47).

2. Analytical and TCAD analysis of 200V high speed pin diode

In this section, I present two methods to reduce diode forward voltage drop and reverse recovery time, simultaneously.

20



The left figure shows the impurity concentration of 200V pin diode.

The diode has 200um thick substrate and 20um epi layer.

3um p-type diffusion layer is formed in the surface.

The resulting i-region is 17um.

The right figure shows the calculated and measured current voltage relation.

A, B, C show the measured results.

The numbers show the carrier lifetime, which is used in the simulator.

Electron and hole lifetimes are assumed to be the same.

The rated current density is 150A/cm².

There is a cross point X, where most of the I-V curves crosses at this point.

If the current density is greater than the current density of the cross point X, the forward voltage simply increases as the carrier lifetime decreases.

On the other hand, the forward voltage decreases as the carrier lifetime decreases, if the current density is lower than the current density of the cross point X.

Although the forward voltage initially decreases as the carrier lifetime decreases, it increases again if the carrier lifetime is excessively decreased.

The minimum forward voltage is achieved when the carrier lifetime is approximately 35nsec.



The figure on the left hand side shows carrier density distributions for various lifetimes when the forward voltage, V_F , is 0.85V.

The carrier distribution is almost flat when the carrier lifetime is large.

The carrier profile is still almost flat, when the carrier lifetime is 35ns,

When the carrier lifetime further decreases below 35ns, the carrier density rapidly decreases.



The figure on the right hand side, shows the distribution of the recombination rate.

It should be noted that the total area of the recombination rate is the same as the total current.

When the carrier lifetime is high, the recombination in the iregion is low, and the recombination rate in the two emitters is high.

This means that current flows mostly by diffusion.

As carrier lifetime decreases, the recombination in the iregion increases, and the diffusion current in two emitters decreases.

The recombination in the i-region becomes maximum when τ =35ns.

The recombination rate decreases in all the regions when the carrier lifetime is further decreased.



These figures compares current-voltage relations of three pin diodes with different i-region width, 17um, 24um and 420um.

The interesting thing is that the current density of the cross point decreases.

The current density of the cross point for 420 μ pin diode is only 5A/cm².

In high voltage diodes, the forward voltage increases at the operating current density when the carrier lifetime decreases.



This figure shows the forward voltage vs. i-region width with carrier lifetime as a parameter.

The red dashed line shows the minimum forward voltage as a function of i-region width.

Minimum forward voltage is achieved when τ takes an optimum value.

For example, if i-region width is 17um, the minimum forward voltage is 0.826V, the optimum τ =30ns.

If the carrier lifetime is decreased to 10ns, the forward voltage becomes very high, more than 0.86V.



From now on, I analytically analyze the pin diode.

First, I assume that carrier density profile is flat in the i-region.

I assume carrier density decreases with keeping the flat profile as the carrier lifetime decreases.

The electron and the hole density is the same as n_0 throughout the i-region.

2nd, across the junction, quasi-Fermi potentials are kept constant.

This means that pn product is the same across the junction.

At the junction edge of the p-emitter, electron hole product is n_{p0} *N_p.

At the adjacent i-region, the electron hole product is n_0^2 .

Then, n_{p0} is given by this equation.

Using eq.(33), diffusion current, ΔJ_n , is given by this equation.

The similar equation is obtained in the N-emitter.

In the i-region, current flows by recombination.

Recombination current, $\Delta J_{i},$ is given by qRW, by integrating the current continuity Eq.



Conventionally, np product is constant across the junction.

However, if bandgap narrowing is considered, the conserved quantity is Fermi-level difference or np/n_i^2 .

We introduce h, which is the ratio ni/ni0.

Then, the conserved quantity is written like this.

We introduce effective impurity doping, defined as this.

Then, we finally get this conserved quantity.

Apparently, there is no parameters relating to bandgap narrowing.

If we use effective doping, we can treat the system as if were were no bandgap narrowing.



Now, we use effective impurity doping Np/h², Nn/h². Just replace Np by Np/h² and Nn by Nn/h². Then, the same equation can be used.

$$Total current is given by \Delta J_n + \Delta J_p + \Delta j_i$$

$$\Delta J_n = q \frac{D_n h_p^2}{L_n N_p} n_0^2 \qquad \dots Eq.(1)$$

$$\Delta J_p = q \frac{D_n h_n^2}{L_p N_n} n_0^2 \qquad \dots Eq.(2)$$

$$\Delta J_i = q \int_{i-region} Rdx = q \frac{n_0}{2\tau} W_i \qquad \dots Eq.(3)$$

$$R = \frac{pn - n_i^2}{\tau_p (n + n_i) + \tau_n (p + n_i)} = \frac{n_0^2 - n_i^2}{\tau (n_0 + n_i) + \tau (n_0 + n_i)} \cong \frac{n_0}{2\tau}$$
Total current J is given by
$$J = q(\frac{D_n h_p^2}{L_n N_p} + \frac{D_n h_n^2}{L_p N_n}) n_0^2 + q \frac{n_0}{2\tau} W_i \qquad \dots Eq.(4)$$

The total current is given by the summation of the P-emitter diffusion current, the N-emitter diffusion current and i-region recombination current.

These are written by Eq.(1) (2) and (3).

Recombination current is given by integrating generation rate, R, over the i-region.

The generation rate, R, is written in this form.

Here, as p=n, and tn=tp, the equation can be simplified as this.

Thus, the total current is expressed by Eq.(4).



In this slide, I'd like to derive basic junction relation.

We assume high injection condition i-region,

and thus, assume that electron and hole densities are equal to each other in i-region.

Eq.(5) and (6) hold from the assumption.

If the voltage drop in P+ and N+ emitter is neglected,

(The hole quasi-Fermi potential in P-emitter) – (the electron quasai-Fermi potential in N-emitter) is equal to the applied voltage, V_F .

Vi is the voltage drop in the i-region.

Vi is given by the static potential difference between the both ends of the i-region.

Adding eq.(5) and (6), and using Eq.(7) and (8), Eq.(9) is obtained.

Cite Eq.(9) again. $\begin{aligned}
& \psi(0) - \varphi_n(0) + \varphi_p(W) - \psi(W) = V_F - V_i \quad \dots \text{Eq.}(9) \\
& \text{Multiplying Eq.}(9) \text{ by } \frac{q}{kT} \text{ and, then, take exponetial of Eq.}(9): \\
& n_0 p_W = n_i^2 \exp \frac{q}{kT} (V_F - V_i) \quad \dots \text{Eq.}(10) \\
& \text{Since } p_W = n_W, \\
& V_F - V_i = \frac{kT}{q} \ln(\frac{n_o n_W}{n_i^2}) \quad \dots \text{Eq.}(11) \\
& \text{Finished, go back to our analysis!}
\end{aligned}$

Here, I again show the Eq.(9).

Multiplying Eq.(9) by the factor q/kT, and then take exponential of Eq.(9), we have Eq.(10).

Since $p_W = n_{W_1}$ we can replace p_W with n_W .

Then, we get the final equation (11).

$$\begin{aligned} &\mathcal{V}_{F} - \mathcal{V}_{i} = \frac{kT}{q} \ln(\frac{n_{o}n_{W}}{n_{i}^{2}}) & \dots \text{Eq.}(11) \\ &\text{Since } n_{0} = n_{W} \\ &n_{0} = n_{i} \exp{\frac{q}{2kT}} \left(\mathcal{V}_{F} - \mathcal{V}_{i} \right) & \dots \text{Eq.}(12) \\ &\text{Next, we will obtain expression of } \mathcal{V}_{i}. \\ &\text{As all current flows by drift in the i-region, we have} \\ &\mathcal{J} = \left(q\mu_{n}n + q\mu_{p}p \right) \mathcal{E} = 2q\mu_{i}n_{0}\frac{\mathcal{V}_{i}}{\mathcal{W}_{i}} , & \dots \text{Eq.}(13) \\ &\text{where } \mu_{i} = \frac{1}{2} \left(\mu_{n} + \mu_{p} \right) \quad \mathcal{E} = \frac{\mathcal{V}_{i}}{\mathcal{W}_{i}} & \dots \text{Eq.}(14) \\ &\mathcal{J} = q \left(\frac{D_{i}h_{p}^{2}}{L_{n}N_{p}} + \frac{D_{i}h_{n}^{2}}{L_{p}N_{n}} \right) n_{0}^{2} + q \frac{n_{0}}{2\tau} \mathcal{W}_{i} & \dots \text{Eq.}(14) \\ &\text{Equating Eq.}(13) \text{ with Eq.}(4), we have \\ &\mathcal{V}_{i} = \frac{\mathcal{W}_{i}}{2\mu_{i}} \left[\left(\frac{D_{i}h_{p}^{2}}{L_{n}N_{p}} + \frac{D_{p}h_{n}^{2}}{L_{p}N_{n}} \right) n_{0} + \frac{\mathcal{W}_{i}}{2\tau} \right] & \dots \text{Eq.}(15) \end{aligned}$$

From Eq.(11), we obtain Eq.(12) because $n_0=n_W$. Next, we will obtain Vi.

In the i-region, all current flows by drift.

Thus, Eq.(13) holds.

Here, n=p=n0, and the electric field is given by Vi/W.

We also introduce average mobility, μ_i .

The total current is also given by adding all diffusion current and recombination current as shown in Eq.(4).

Equating Eq.(13) with Eq.(4), we have Eq.(15).

Neglect diffusion current in comparison with recombination current
$$\begin{split} & V_i = \frac{W_i}{2\mu_i} [(\frac{D_i h_p^2}{L_n N_r} + \frac{D_i h_n^2}{L_n N_n}) n_0 + \frac{W_i}{2\tau}] \cong \frac{W_i^2}{4\mu_i \tau} \qquad \dots \text{Eq.}(15) \\ & \text{Substituting Eq.}(15) \text{ for } V_i \text{ in Eq.}(12), \text{ we have} \\ & n_0 = n_i \exp \frac{q}{2kT} (V_F - \frac{W_i^2}{4\mu_i \tau}) \qquad \dots \text{Eq.}(16) \\ & \text{Substituting Eq.}(16) \text{ for } n_0 \text{ in Eq.}(4), \text{ we get the final current-voltage relation:} \\ & J = q (\frac{D_n h_p^2}{L_n N_r} + \frac{D_r h_n^2}{L_r N_n}) n_i^2 \exp \frac{q}{kT} (V_F - \frac{W_i^2}{4\mu_i \tau}) \\ & + q \frac{W_i}{2\tau} n_i \exp \frac{q}{2kT} (V_F - \frac{W_i^2}{4\mu_i \tau}) \\ & \text{I-V relations can be drawn, using the following typical values:} \\ & D_n = D_p = 1.5 cm^2 \sec^{-1}, W_i = 17 \mu m \\ & \mu_i = 500, h_p = h_n = 6, N_P = N_N = 5 \times 10^{19} cm^{-3} \\ \end{split}$$

In general, diffusion current can be neglected in comparison with the recombination current.

So, Eq.(15) is written in this way.

Substituting Eq.(15) for Vi in Eq.(12), we have Eq.(16).

Substituting Eq.(16) for n0 in Eq.(15), we get the current-voltage relation Eq.(17).

We can draw I-V relations using the following typical values.



The left hand side figure is the analytically calculated results using Eq.(17) & Excell.

The right hand side figure shows the TCAD simulation results and experiment.

The agreement between the two figures is excellent.

In the left figure, I show the gradient of n-value.

n-value is the number, which appear in the denominator in the parenthesis.

If the n-number is 2, this means current flows by recombination.

If the n-number is 1, the current flows by diffusion.



The current Eq.(17) can be divided into two components: diffusion current and recombination current.

This figure shows the diffusion current density and recombination current density as a function of W_i^2/τ .

The recombination current takes maximum at $W_i^2/\tau = 8\mu_i kT/q$.

Thus, forward voltage takes a minimum when the carrier lifetime $\tau = qW_i^2/8\mu_\iota kT$



Now, we will obtain the current density of the cross point X.

This current density can be obtained by equating diffusion current for high lifetime with the recombination current at optimum lifetime.

The solution is given by Eq.(19).

The current density of the cross point is inversely proportion to square of i-region width.

If the i-region width becomes 10 times thicker, the cross point current density becomes 100 times smaller.

Thus, the forward voltage simply increases when carrier lifetime is reduced in high voltage diodes.



Next, I talk about the method to decrease the diode forward voltage by increasing the diffusion current.

One method is to decrease the carrier lifetime for high impurity region of P-emitter.

The left hand side figure shows the carrier lifetime profile used for TCAD simulation.

For example, lifetime profile D means that the carrier lifetime is reduced to 10^{-10} sec for the region where impurity concentration is greater than 10^{16} .

The calculate I-V curves is shown in the figure on the right hand side.

The line A shows the I-V curve when the carrier lifetime is high.

The line D shows the I-V curve when we use the carrier lifetime profile D.

We can successfully reduce the forward voltage of the diode by reducing the carrier lifetime for the high impurity region of the p-emitter



The left hand side figure shows recombination rate.

In the P-emitter, where the lifetime is reduced, the recombination rate is markedly increased.

This directly shows that the diffusion current is enhanced.

Thus, electron diffusion current occupies a large portion of the total current.

As a large portion of the total current is carried by electrons in the i-region, a large gradient in the carrier density distribution appears in the i-region, as shown in the figure on the right hand side.



Now, we again analyze the case of the enhanced electron diffusion current.

We assume that the impurity concentration of both emitter is constant, and the thickness of the P-emitter is very thin.

We assume that electron diffusion current is enhanced in the P-emitter and all the current is carried only by electrons.

We also assume that the carrier distribution in the i-region is linearly graded.

The carrier density in the P-emitter side of the i-region is assumed as n_1 , and the density in the N-emitter side of the i-region is n_w .

The electron diffusion current is expressed by Eq.(20) for the thin emitter, using the thickness, W.

Eq.(20) is expressed also by using n_1 .

The N_PW is the same as the dose of the emitter.

Thus, we use total dose, Q, in place of N_PW .

We solve Eq.(1) for n_1 . n1 is expressed by Eq.(22).

In the i-region, all the current is carried by electrons, and $J_p\!=\!0$

$$J_p = qD_p \frac{\partial p}{\partial x} - q\mu_p pE = \mu_p (-kT \frac{\partial n}{\partial x} + nE) = 0 \quad \dots \text{Eq.(23)}$$

Solving Eq.(23) for *E*, we have

$$E = \frac{kT}{q} \frac{1}{n} \frac{\partial n}{\partial x} \qquad \dots \text{Eq.(24)}$$

 J_n is equal to the total current, J, and is given by

$$J_n = J = \mu_n \left(kT \frac{\partial n}{\partial x} + nE \right) = 2 \times qD_n \frac{\partial n}{\partial x} \qquad \dots \text{Eq.(25)}$$

Integrating Eq.(24) over the i-region, we obtain the voltage drop in i-region, V_i ,

$$V_{i} = \int_{0}^{W} E dx = \int_{n_{1}}^{n_{W}} \frac{kT}{q} \frac{1}{n} dn = \frac{kT}{q} \ln(\frac{n_{W}}{n_{1}}) \qquad \dots \text{Eq.(26)}$$

40

Cite Eqs.(11)(22)(25) and (26), again.

$$V_{F} - V_{i} = \frac{kT}{q} \ln(\frac{n_{i}n_{W}}{n_{i}^{2}}) \dots \text{Eq.}(11)$$

$$n_{1} = \sqrt{\frac{QJ}{qD_{n}}} \dots \text{Eq.}(22)$$

$$J_{i} = J = 2 \times qD_{n}\frac{\partial n}{\partial x} \dots \text{Eq.}(25)$$

$$J_{i} = \frac{kT}{q} \ln(\frac{n_{W}}{n_{1}}) \dots \text{Eq.}(25)$$

$$V_{i} = \frac{kT}{q} \ln(\frac{n_{W}}{n_{1}}) \dots \text{Eq.}(26)$$
Combining Eq.(11) & Eq.(26), we have

$$V_{F} = \frac{2kT}{q} \ln(\frac{n_{W}}{n_{i}}) \dots \text{Eq.}(27)$$

$$D_{n} \text{ can be approximately given by:}$$

$$D_{n} = \frac{a}{n+b} \dots \text{Eq.}(28)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(26)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(28)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(25) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(21) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(21) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(21) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(21) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(21) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(21) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(21) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(22) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Integrating Eq.(20) over i-region, using Eq.(29)

$$J_{i} = \frac{a}{n+b} \dots \text{Eq.}(27)$$
Int

We show Eq.(11)(22)(25) and Eq.(26), again.

Combining Eq.(11) & Eq.(26), we have Eq.(27). D_n can be approximated by Eq.(28).

Integrating Eq.(25) over i-region, using Eq.(28), we have Eq.(29).

Then, we have Eq.(30).

We solve Eq.(30) for n_W .

Substituting Eq.(31), Eq.(22) for *n*W, *n*1 in Eq.(27), we finally get Eq.(32).



Here, I compare analytical results and TCAD results.

Although the assumption is different, two results are quite similar, because the electron diffusion current is enhanced in both calculations.

3. Discussions on injection efficiency of bipolar transistor

It will be understood in this section that injection efficiency depends on Gummel number.
First, derive basic equations for minority carrier current

First, consider electron current in P-region

 $j_{n}(x) = -q\mu_{n}n_{p}\frac{d\varphi_{n}}{dx} \quad \dots \text{Eq.}(1)$ $Assume \quad \frac{d\varphi_{p}}{dx} \approx 0 \quad \dots \text{Eq.}(2) \quad \text{Gradient of quasi-Fermi potential} \\ \text{of majority carriers is zero.}$ $j_{n}(x) = q\mu_{n}n_{p}\frac{d}{dx}(\varphi_{p}-\varphi_{n}) \quad \dots \text{Eq.}(3)$ $\varphi_{p}-\varphi_{n} = \frac{kT}{q}\ln(\frac{n_{p}p_{p}}{n_{i}^{2}}) \quad \dots \text{Eq.}(4) \quad \text{Substitute Eq.}(4) \text{ for } \varphi_{p}-\varphi_{n} \text{ in Eq.}(3)$ $j_{n}(x) = q\mu_{n}n_{p}\frac{kT}{q}\frac{n_{i}^{2}}{n_{p}p_{p}}\frac{d}{dx}(\frac{n_{p}p_{p}}{n_{i}^{2}}) = qD_{n}\frac{n_{i}^{2}}{p_{p}}\frac{d}{dx}(\frac{n_{p}p_{p}}{n_{i}^{2}}) \quad \dots \text{Eq.}(5)$ Analogously, hole current in N - region is given by: $j_{p}(x) = -qD_{p}\frac{n_{i}^{2}}{n_{n}}\frac{d}{dx}(\frac{n_{n}p_{n}}{n_{i}^{2}}) \quad \dots \text{Eq.}(6)$

In this slide, I derive basic device equations for minority carrier transport.

We consider electron current in P-region.

The hole carrier density is always equal to the impurity dose NA.

The derivative of quasi-Fermi potential of the majority carrier density is considered to be zero.

Otherwise, it creates a large majority carrier current.

Then, equation (3) holds.

We have the familiar relation equation (4). Substitute Eq.(4) for $\varphi p - \varphi n$ in Eq.(3).

Now, we have equation (5).

Analogously, we can derive equation (6).



In this slide, I derive equations for injection efficiency.

I consider bipolar transistor, because this treatment conventionally be used for bipolar transistors.

I assume there is no recombination in the N-emitter.

Namely, τ =infinite.

The results can be used for other devices such as pin diodes, etc.

First, In N-emitter, n_n can be replaced by $n_{n0}(=N_E(x))$ in Eq.(6), we have Eq.(7).

Boundary condition at x = -xE is given by Eq.(8).

Dividing Eq.(7) by $qD_p n_{ie}^2/n_{n\theta}$, and then integrating Eq.(7) from $x = -w_E$ to 0, we have Eq.(9).

As usual we can derive Eq.(10). $p_n(0)n_n(0)=n_i^2 \exp(qV_{BE}/kT)$ $p_n(0)N_E(0)=p_{no}(0)N_E(0)\exp(qV_{BE}/kT)$ $p_n(0)=p_n(0)\exp(qV_{AE}/kT)$

Using Eqs.(8) and (10), Eq.(9) is reduced to:

$$j_{p} \int_{-w_{E}}^{0} \frac{n_{n0}}{qD_{p}n_{i}^{2}} dx = -\exp(\frac{qV_{BE}}{kT}) + 1 - \frac{n_{n0}(-w_{E})}{n_{i}^{2}(-w_{E})qS_{p}} j_{p} \quad \text{Then, neglect 1, we have:}$$

$$\approx -\exp(\frac{qV_{BE}}{kT}) - \frac{n_{n0}(-w_{E})}{n_{ie}^{2}(-w_{E})qS_{p}} j_{p} \quad \dots \text{Eq.}(11)$$
Solve Eq.(11) for Jp:

$$j_{p} = \frac{-q \cdot \exp(\frac{qV_{BE}}{kT})}{\int_{-w_{E}}^{0} \frac{n_{n0}}{D_{p}n_{i}^{2}} dx + \frac{n_{n0}(-w_{E})}{n_{i}^{2}(-w_{E})qS_{p}}} \quad \dots \text{Eq.}(12)$$

$$\left| j_{p} \right| = \frac{q \cdot \exp(\frac{qV_{BE}}{kT})}{\int_{-w_{E}}^{0} \frac{N_{E}(x)}{D_{p}n_{i}^{2}} dx + \frac{N_{E}(-w_{E})}{n_{i}^{2}(-w_{E})qS_{p}}} \quad \dots \text{Eq.}(13)$$
In the ohmic contact, $S_{p} = \infty$

$$\left| j_{p} \right| = \frac{q \cdot \exp(\frac{qV_{BE}}{kT})}{\int_{-w_{E}}^{0} \frac{N_{E}(x)}{D_{p}n_{i}^{2}} dx} \quad \dots \text{Eq.}(14) \quad \text{Using } n/n_{i0} \text{ instead of } n_{p} \text{ we have Eq.}(15).$$

I show equation (11), again.

We neglect 1, then the Eq.(11) is simplified. Solve Eq.(11) for Jp, then, we have Eq.(12).

In the ohmic contact, the surface recombination is infinite. Then , we get final equation (14) for hole current.

$$|j_{p}| = \frac{qn_{10}^{2} \cdot \exp(\frac{qV_{BE}}{kT})}{\int_{-w_{E}}^{0} \frac{N_{E}(x)}{D_{p}(\frac{n_{1}}{n_{10}})^{2}} dx} \quad \dots \text{Eq.(15)}$$
If we neglect bandgap narrowing and the doping dependence of $D_{p^{1}}$ we get the simple form.

$$|j_{p}| = \frac{qn_{10}^{2}D_{p}\exp(\frac{qV_{BE}}{kT})}{\int_{-w_{E}}^{0}N_{E}(x)dx} = \frac{qn_{10}^{2}D_{p}\exp(\frac{qV_{BE}}{kT})}{G_{E}} \dots \text{Eq.(16)}$$

$$G_{E} = \int_{-w_{E}}^{0}N_{E}(x)dx \quad \dots \text{Eq.(17)} \quad \dots \text{.Cummel Number}$$

$$Injection Efficiency = 1 - \frac{j_{p}}{j_{total}} = 1 - \frac{qn_{10}^{2}D_{p}\exp(\frac{qV_{BE}}{kT})}{j_{total}} \frac{1}{G_{E}} \dots \text{Eq.(18)}$$
Injection efficiency depends on Gummel Number

I show Eq.(15) again. here.

If the denominator $D_p n_i^2$ does not depends on *x*, we get the simple form Eq.(16).

We define Gummel number.

Gummel number is usually defined as the integration of the impurity of emitter or base.

The same as the total impurity dose.

The minority current is proportion to the inverse of the Gummel number.

Injection efficiency of the emitter is calculated as this.

So, if you would like to increase the injection efficiency,

increase in the total dose of the emitter is effective.

Please pay attention to the assumption to derive this eauation.

(1)No recombination in the emitter.

(2)Low injection condition.



In the same procedure, we can derive electron current Eq.(19) in the base of the bipolar transistor.

Here, we also introduce base gummel number.

The current gain of the npn bipolar transistor is now expressed in this form.

The current gain is in proportion to the ratio of emitter gummel number over base gummel number.

Appendix

- 1. Basics of Semiconductor
- 2. Basic Device Equations
- 3. Ionization Integral
- 4. Bandgap Narrowing & Fermi Statistics



Electron density is given by this integral.

 ρ is the density of states of conduction band.

The probability P(E) that the energy level $\rho(E)$ is occupied by an electron, is given by Fermi-Dirac distribution function.

We do not discuss the details about this in this lecture.

We will clarify the definitions of basic equations.

Now, we introduce Boltzmann statistics as an approximation.

And, new variable E' is introduced.

This portion can be outside the integral.

Then, electron density is given by this familiar expression.

Here, Nc, called effective density of states, is defined by this equation.

Now, it is clear, we use Boltzmann statistics to derive the equation.

Hole density

$$p = \int_{E_{v}}^{\infty} \frac{\rho_{p}(E_{v} - E)}{1 + \exp{\frac{1}{kT}(E_{Fp} - E)}} dE$$

Using the same procedure, hole density p is given by the following equation:

$$p = N_V \exp(-\frac{E_{Fp} - E_V}{kT})$$
$$N_V = \int_0^\infty \rho_p(E') \exp(-\frac{E'}{kT}) dE$$

 N_C =2.8x10¹⁹, N_V =1.04x10¹⁹ for Silicon



Fermi-energy of intrinsic semiconductor is given by equating n=p.

Fermi energy depends on the ratio of effective density of states.

The second term is small, the Fermi energy lies in the middle of the gap.

In equilibrium, the product of electron density and hole density is constant.

n_i is called intrinsic carrier concentration and is given by these equation.

It depends on bandgap and temperature.



This shows ni for various semiconductor:



n and p can be expressed in more familiar expression by using n_i and intrinsic Fermi energy E_i .

<equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block>

Finally, we derive practically useful equations, using three potentials.

We define quasi-Ferimi potentials: φ_n , φ_p and electro-static potential: ψ .

And then, we get the following three equations.

It is useful to know that pn product is the function of the difference of Fermi quasi-potentials.

2. Basic Device Equations Current continuity equations (conservation of charges) δр $\frac{\partial J_n}{\partial x} = qR + q\frac{\partial n}{\partial t}$ $\xrightarrow{J_p(x)} \xrightarrow{J_p(x+\delta x)}$ $-\frac{\partial J_p}{\partial x} = qR + q\frac{\partial p}{\partial t}$ $\left[-\frac{J_{p}(x+\delta x)}{a}+\frac{J_{p}(x)}{a}\right]\delta t = \left[\delta p + R\delta t\right]\delta x$ **Current equation** Net number of holes flowing into the box $J_n = qD_n \frac{\partial n}{\partial x} - q\mu_n n \frac{\partial \psi}{\partial x}$ =(increased holes + recombined holes) in the box $J_{p} = -qD_{p}\frac{\partial p}{\partial r} - q\mu_{p}p\frac{\partial \psi}{\partial r}$ R: recombination rate J_n : electron current density **Poisson equation** J_p : hole current density $-\varepsilon \frac{\partial^2 \psi}{\partial x^2} = q(N_D - N_A + p - n)$ q: elementally electric charge ε : electrical permittivity N_D : ionized donor density N_A: ionized acceptor density 56

Now, basic equations for device electrical characteristics are given in this slide.

First two equations are current continuity equations.

This is based on conservation of charged particles.

We consider 1-dimensional case for simplicity.

Imagine small box, whose length is dx.

The number of charges that flowing out is Jp(x+dx).

The number of charges that flowing in is Jp(x).

So, the net number that flowing in this box is given by the left hand side of equation.

This number should be equal to the increased number of holes in the box and the recombined holes in the box.

This means that number of charged particles is conserved.

The next two equations are current equations.

The current is composed by two components, that are diffusion current and drift current.

The final equation is poisson equation, that determines electro-static potential.

Diffusion current

If there is spatially different concentration in mobile charges, they diffuse from a region of high concentration to a region of low concentration. The particle flow density F is given by

$$F = -D\frac{\partial C}{\partial x}$$

,where proportionality factor D is the diffusion constant. If they have electric charge the particle flow, F, becomes electrical current, J.







Drift current

Electrons and holes in silicon are thermally excited and moves like free particles in random direction, colliding with lattice atoms. The current resulting from a large number of carriers is zero if there is no electric field.

If an electric field applied, charges experience the electric force qE and is accelerated between collisions with the lattice atoms. Charges gain drift velocity v_d , and is given by:

 $v_d = \mu E$

The proportionality factor μ is called mobility. The drift velocity yields electron and hole current, J_n and J_p ,

$$J_{p} = q\mu_{p}pE$$
$$J_{n} = q\mu_{n}nE$$

where μ_{n} and μ_{p} are electron and hole mobilities.





Mobility

 $\mu_n = 1400 cm^2/Vs$ high resistivity silicon. $\mu_n = 450 cm^2/Vs$

Mobility is defined as the proportionality coeff. between drift velocity and electric field.

The mobility depends on various factors such as the doping level of impurity, magnitude of the electric field as well as roughness of the surface.

The difference of the electron and hole mobility

 $v_d = \mu E$

(1) is related to the anti-symmetry in the electrical characteristics between electrons and holes.

(2) is related to the fact why n-channel devices are predominantly used in power MOSFETs and IGBTs.

(3) is also largely related to the safe operating area.





$\lim_{n \to \infty} \exp\left(-\frac{1}{N}\right)$	$\frac{P_{\rm c}}{V_{\rm A,0} + N_{\rm D,0}} + $	+ $\frac{\mu_{cons}}{1 + ((N_{cons}))}$	$\frac{1}{t} - \mu_{\min 2}$	$\frac{\mu_1}{\mu_1}$
	A,0 D,0	1 + ((1*A,0	¹ ^(D,0) , ^C _r)	$1 + (C_{\rm s}/(N_{\rm A,0} + N_{\rm I}))$
(T)	-ζ			
L(<u>300K</u>)				
Symbol	Electrons	Holes	Unit	
μ_L	1417	470.5	cm ² /Vs	
ζ	2.5	2.2	1	
μ_{min1}	52.2	44.9	cm ² /Vs	
μ_{min2}	52.2	0	cm ² /Vs	
μ1	43.4	29.0	cm ² /Vs	
P _c	0	9.23×10 ¹⁶	cm ⁻³	
Cr	9.68×10 ¹⁶	2.23×10 ¹⁷	cm ⁻³	
С.	3.43×10 ²⁰	6.10×10 ²⁰	cm ⁻³	
s	0.680	0.719	1	
α	0.080			



When the high level of conductivity modulation occurs, the mobility is degraded also by carrier to carrier scattering. The carrier carrier scattering depends on the magnitude of the product of electron and hole.

Here, I introduce Conwell and Weisskopf model.



The drift velocity depends on the magnitude of electric field.

The drift velocity saturates at high electric field more than 10⁴V/cm.

The mobility model should correctly reproduce this phenomena.



In TCAD, high field mobility is expressed as a modification of low field mobility, μ_{low} as shown in this slide.



SRH lifetime has a component, $\tau_{\rm dop}$, which has doping dependence, is expressed in the form:

$$\tau_{dop} = \frac{\tau_0}{(\frac{N}{N_{ref}})^{\gamma}}$$

SRH lifetime $\tau_{\scriptscriptstyle n}, \tau_{\scriptscriptstyle p}$ is given by the following equation :

$$\frac{1}{\tau_{n,p}} = \frac{1}{\tau_{\max}} + \frac{1}{\tau_{dop}}$$

 $\tau_{\rm max}$ is the lifetime associated with crystal defects or heavy metals

Symbol	Parameter name	Electrons	Holes	Unit
τ _{:0}	tau0	1×10 ⁻⁵	3×10 ⁻⁶	s
N_{ref}	Nref	5x10 ¹⁷	5x10 ¹⁷	cm ⁻³
γ	gamma	1	1	1

Auger recombination

Auger recombination is a process that the energy released by the recombination of electron-hole pair is transferred to a third electron or hole. This process determines carrier lifetime for the region whose doping level is greater than 10^{18} or in the high injection level whose carrier density is greater than 10^{18} .

 $R = (C_n n + C_p p)(np - n_i^2)$

$$C_{n}(T) = (A_{A,n} + B_{A,n}(\frac{T}{T_{0}}) + C_{A,n}(\frac{T}{T_{0}})^{2})[1 + H_{n}\exp(-\frac{n}{N_{0,n}})]$$

$$E_{v}$$

$$C_{p}(T) = (A_{A,p} + B_{A,p}(\frac{T}{T_{0}}) + C_{A,n}(\frac{T}{T_{0}})^{2})[1 + H_{p}\exp(-\frac{p}{N_{0,p}})]$$

Symbol	$A_{\rm A} [{\rm cm}^{6} {\rm s}^{-1}]$	$B_{\rm A} [{\rm cm}^{6}{\rm s}^{-1}]$	$C_{\rm A} [{\rm cm}^6 {\rm s}^{-1}]$	H [1]	$N_0 [{\rm cm}^{-3}]$
Parameter name	A	В	С	Н	NO
Electrons	6.7×10 ⁻³²	2.45×10 ⁻³¹	-2.2×10 ⁻³²	3.46667	1×10 ¹⁸
Holes	7.2×10 ⁻³²	4.5×10 ⁻³³	2.63×10 ⁻³²	8.25688	1×10 ¹⁸



Impact Ionization (Avalanche Generation)

Impact ionization is important phenomenon that governs device breakdown as well as safe operating area.

If the electric field is sufficiently high, the carriers gain enough energy so that they collide with lattice atoms and excite electron hole pairs. This process is called impact ionization.

The electron hole pair generation rate is given by:

$$G = \alpha_n n v_n + \alpha_p p v_p = \frac{1}{q} (\alpha_n |J_n| + \alpha_p |J_p|) \qquad v_n, v_p: \text{ drift velocity}$$

$$\alpha_n = \alpha_{n0} \exp(-\frac{b_n}{|E|}) \qquad \alpha_{n0} = 7 \times 10^5 / cm, \ b_n = 1.23 \times 10^6 V / cm$$

$$\alpha_p = \alpha_{p0} \exp(-\frac{b_p}{|E|}) \qquad \alpha_{p0} = 1.6 \times 10^6 / cm, \ b_p = 2 \times 10^6 V / cm$$

 α_n (the electron ionization coefficient) is defined as the number of electron-hole pairs generated by an electron per unit distance traveled. α_p is analogously defined for holes.





Using
$$I = I_p + I_n$$
 (Eq.(1))

$$\frac{dI_p}{dx} = (\alpha_p - \alpha_n)I_p + \alpha_n I \dots Eq.(3)$$
The solution of Eq.(3) is given by Eq.(4) with boundary condition $I_p(0) = I/M_p$, using Appendix I.
 $I_p(x) = I \left\{ \frac{1}{M_p} + \int_0^x \alpha_n \cdot \exp\left((-\int_0^x (\alpha_p - \alpha_n) dx'')\right) dx'\right\} \exp\left(\int_0^x (\alpha_p - \alpha_n) dx'\right) \dots Eq.(4)$
As no electron enters from x=W, Eq.(5) holds.
 $I_p(W) = I, \dots Eq.(5)$
Set $x = W$ in Eq.(4) and divide Eq.(4) by $\exp\left(\int_0^w (\alpha_p - \alpha_n) dx'\right)$, we have
 $I \exp\left(-\int_0^w (\alpha_p - \alpha_n) dx'\right) = I \left\{ \frac{1}{M_p} + \int_0^w \alpha_n \cdot \exp\left((-\int_0^x (\alpha_p - \alpha_n) dx')\right) dx'\right\} \dots Eq.(4a)$
Thus, the following equation holds.
 $\frac{1}{M_p} = \exp\left(-\int_0^w (\alpha_p - \alpha_n) dx'\right) - \int_0^w \alpha_n \cdot \exp\left((-\int_0^x (\alpha_p - \alpha_n) dx')\right) dx \dots Eq.(6)$

Eq.(7) can be obtained, using Appendix II.

$$1 - \frac{1}{M_p} = \int_0^W \alpha_p \cdot \exp\left(\left(-\int_0^x (\alpha_p - \alpha_n) dx'\right)\right) dx \quad \dots \quad \text{Eq.(7)}$$

The avalanche breakdown is defined as the voltage where $\rm M_p$ becomes infinity. The breakdown voltage is given by the ionization integral:

$$\int_{0}^{W} \alpha_{p} \cdot \exp\left(\left(-\int_{0}^{x} (\alpha_{p} - \alpha_{n})dx'\right)\right) dx = 1 \qquad \dots \text{ Eq.(8)}$$

$$\frac{1}{M_n} = \exp(-\int_0^w (\alpha_n - \alpha_p) d\mathbf{x'}) - \int_0^w \alpha_p \cdot \exp\left((-\int_x^w (\alpha_n - \alpha_p) d\mathbf{x'})\right) d\mathbf{x} \qquad \dots \text{Eq.(9)}$$

$$1 - \frac{1}{M_n} = \int_0^w \alpha_n \cdot \exp\left((-\int_x^w (\alpha_n - \alpha_p) d\mathbf{x'})\right) d\mathbf{x} \quad \dots \text{ Eq.(10)}$$

$$\int_0^w \alpha_n \cdot \exp\left((-\int_x^w (\alpha_n - \alpha_p) d\mathbf{x'})\right) d\mathbf{x} = 1 \qquad \dots \text{ Eq.(11)}$$

If we define effective ionization coefficient α_{eff} , assuming $\alpha_{eff}=\alpha_n=\alpha_p$ The ionization integral reduces to the simple expression:

$$\int_{0}^{W} \alpha_{eff} dx = 1$$

Appendix I (From Sze p.99)

$$\frac{dy}{dx} + Py = Q$$

The standard solution of the above equation is given by:

$$y = \left[\int_{0}^{x} Q \cdot \exp(\int_{0}^{x} P dx') dx + C\right] / \int_{0}^{x} P dx$$

Appendix II

The following relations generally holds. Equation (8) can be obtained from Eq.(6) using Eq.(A1).

$$\int_{0}^{W} f(x) \cdot \exp\left(\left(-\int_{0}^{x} f(x')dx'\right)\right) dx = 1 - \exp\left(-\int_{0}^{W} f(x)dx\right) \quad \dots \text{Eq.(A1)}$$
$$\int_{0}^{W} f(x) \cdot \exp\left(\left(-\int_{x}^{W} f(x')dx'\right)\right) dx = 1 - \exp\left(-\int_{0}^{W} f(x)dx\right) \quad \dots \text{Eq.(A2)}$$



If the semiconductor is highly doped, the bandgap is reduced.

This will affect the electrical characteristics of various devices.

For example, the emitter layers are usually highly doped, and emitter injection efficiency of bipolar transistors or diodes are lower than the values, which are estimated without the effect of the bandgap narrowing.

In order to estimate the effect, we derive the basic current transport equations.


First, we define the conduction band-edge, E_c , and introduce a parameter, w_n for electrons. The w_n value are defined in Eq.(1)

 ρ (E-EC) means density of states of the conduction band, and ΔE_c shows the energy reduction of the conduction band-edge energy from the band edge energy E_{co} of the intrinsic semiconductor.

Similarly, w_p is defined for holes: $p = \int_{E_V}^{\infty} \frac{\rho_p(E_V - E)}{1 + \exp{\frac{1}{kT}(F_p - E)}} dE \equiv N_V \exp{\frac{1}{kT}(E_V - F_p + qw_p)} \quad \dots \quad \text{Eq.(3)}$ $E_V = E_{V0} + \Delta E_V \qquad \dots \quad \text{Eq.(4)}$

 $E_{V:}$ valence band edge energy $\varDelta E_{V:}$ Valence band edge shift,

Next, Consider thermal equilibrium case:
$$F_n = F_p$$
.
 $pn = n_i^2 = N_C N_V \exp \frac{1}{kT} (E_V - E_C + qw_n + qw_p)$
 $= N_C N_V \exp \frac{1}{kT} (E_{V0} + \Delta E_V - (E_{C0} - \Delta E_C) + qw_n + qw_p)$
 $n_i = n_{i0} \exp \frac{1}{2kT} (qw_n + qw_p + \Delta E_C + \Delta E_V)$ ----- Eq.(5)
 n_i indicates effective intrinsic carrier concentration.
 $n_{i0} = \sqrt{N_C N_V} \exp -\frac{1}{2kT} (E_{C0} - E_{V0})$: intrinsic carrier concentration without bandgap narrowing

81





Experimental measurement of the bandgap narrowing has been done by many papers. Most of them measured the value of ni,equi using current transport equations based on Boltzmann statistics.

(One of typical measurements was done by J.W. Slotboom and H.C. de Graaff[Slot1]) and has extensively been used in TCAD. The measured values correspond to ni,equi in Eq.(5), thus, includes the effect of bandgap narrowing and, simultaneously, the effect of Fermi statistics. If one use the measured values, ni,equi, one should keep in mind that ni,equi includes the effect of Fermi statistics. ni,equi can be used from previous figure if injected carrier density is below 1019, which is satisfied in almost all cases.

Current equations including bandgap narrowing & Fermi Statistics

Taking derivative of Eq.(1), and using Eq.(6), the following electron current flow equation can be derived. (see next slide)

$$J_{n} = -\mu_{n}kT\frac{\partial n}{\partial x} - q\mu_{n}n\frac{\partial}{\partial x}(\psi + \frac{\Delta E_{c}}{q} + w_{n})$$
$$J_{p} = -\mu_{p}kT\frac{\partial p}{\partial x} - q\mu_{p}p\frac{\partial}{\partial x}(\psi - \frac{\Delta E_{v}}{q} - w_{p})$$

Now, we define $\varDelta E_G$ as follows:

$$\Delta E_G \equiv \Delta E_C + \Delta E_V + (w_n + w_p)/q = kT \ln(\frac{n_i}{n_{i0}})$$

84

$$\begin{aligned} n &= \int_{E_c}^{\infty} \frac{\rho(E - E_c)}{1 + \exp\left(\frac{1}{kT}(E - F_n)\right)} dE \equiv N_c \exp\left(\frac{1}{kT}(F_n - E_c + qw_n)\right) \\ &= N_c \exp\left(-\frac{E_{c0} - E_i}{kT}\right) \exp\left(\frac{F_n - E_i - E_c + E_{c0} + qw_n}{kT}\right) \\ &= N_c \exp\left(-\frac{E_{c0} - E_i}{kT}\right) \exp\left(\frac{F_n - E_i + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{F_n - E_i + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + \Delta E_c + qw_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi_n + q\psi_n}{kT}\right) \\ &= n_{i0} \exp\left(\frac{-q\varphi_n + q\psi_n + q\psi_n}{kT}\right)$$

Practical method including Bandgap Narrowing & Fermi Statistics

We can determine the value of n_i usually only by experiment. Thus, it is difficult to determine each values of ΔE_{C} , ΔE_{V} , w_{n} and w_{p} . An good approximation is:

$$\Delta E_C + qw_n = \Delta E_V + qw_p = \Delta E_G/2 = \frac{kT}{2} \ln(\frac{n_i}{n_{i0}})$$

Thus, the final current transport equations are:

$$J_{n} = -\mu_{n}kT\frac{\partial n}{\partial x} - q\mu_{n}n\frac{\partial}{\partial x}(\psi + \frac{\Delta E_{G}}{2q})$$
$$J_{p} = -\mu_{p}kT\frac{\partial p}{\partial x} - q\mu_{p}p\frac{\partial}{\partial x}(\psi - \frac{\Delta E_{G}}{2q})$$

The effect of Fermi statistics is included in the measured parameters of Bandgap Narrowing.

86

